JPS55164922A - Multimicrocomputer - Google Patents

Multimicrocomputer

Info

Publication number
JPS55164922A
JPS55164922A JP7129479A JP7129479A JPS55164922A JP S55164922 A JPS55164922 A JP S55164922A JP 7129479 A JP7129479 A JP 7129479A JP 7129479 A JP7129479 A JP 7129479A JP S55164922 A JPS55164922 A JP S55164922A
Authority
JP
Japan
Prior art keywords
common bus
bus
program processing
access request
access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7129479A
Other languages
Japanese (ja)
Inventor
Kazuo Yano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP7129479A priority Critical patent/JPS55164922A/en
Publication of JPS55164922A publication Critical patent/JPS55164922A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE: To make the common bus efficient, by independently executing a part of the system, and providing the processor operated as the slave unit on the common bus with the program processing by itself as required.
CONSTITUTION: The local memory access detection circuit 39 detects the access request to the local memory 36 from the common bus 11, and FF40 permits or inhibits this access request. Further, the micro-CPU31 has the bus hold function and release the local bus with permitted access request to access the memory 36. Further, the processors 1...3 which can operate as slave on the common bus 11 suitably with the program processing are coupled with the common bus 11. Thus, a part of the system is independently executed and the units 1...3 which can operate as a slave unit on the common bus with the program processing by itself as required, allowing to make the common bus 11 efficient.
COPYRIGHT: (C)1980,JPO&Japio
JP7129479A 1979-06-08 1979-06-08 Multimicrocomputer Pending JPS55164922A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7129479A JPS55164922A (en) 1979-06-08 1979-06-08 Multimicrocomputer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7129479A JPS55164922A (en) 1979-06-08 1979-06-08 Multimicrocomputer

Publications (1)

Publication Number Publication Date
JPS55164922A true JPS55164922A (en) 1980-12-23

Family

ID=13456508

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7129479A Pending JPS55164922A (en) 1979-06-08 1979-06-08 Multimicrocomputer

Country Status (1)

Country Link
JP (1) JPS55164922A (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS582922A (en) * 1981-06-18 1983-01-08 ザ・ベンデイツクス・コ−ポレ−シヨン Buffer for and method of exchanging data between units and computer
JPS59501763A (en) * 1982-09-30 1984-10-18 ウエスタ−ン エレクトリツク カムパニ−,インコ−ポレ−テツド Deadlock detection/resolution method
JPS60103476A (en) * 1983-11-11 1985-06-07 Toshiba Corp Bus interface device
JPS60254272A (en) * 1984-05-17 1985-12-14 テキサス インスツルメンツ インコーポレイテツド Multi-processor
JPS6143370A (en) * 1984-08-03 1986-03-01 インタ−ナショナル・ビジネス・マシ−ンズ・コ−ポレ−ション Multiplex processing system
US6101584A (en) * 1996-11-05 2000-08-08 Mitsubishi Denki Kabushiki Kaisha Computer system and semiconductor device on one chip including a memory and central processing unit for making interlock access to the memory

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS582922A (en) * 1981-06-18 1983-01-08 ザ・ベンデイツクス・コ−ポレ−シヨン Buffer for and method of exchanging data between units and computer
JPS59501763A (en) * 1982-09-30 1984-10-18 ウエスタ−ン エレクトリツク カムパニ−,インコ−ポレ−テツド Deadlock detection/resolution method
JPS60103476A (en) * 1983-11-11 1985-06-07 Toshiba Corp Bus interface device
JPS60254272A (en) * 1984-05-17 1985-12-14 テキサス インスツルメンツ インコーポレイテツド Multi-processor
JPS6143370A (en) * 1984-08-03 1986-03-01 インタ−ナショナル・ビジネス・マシ−ンズ・コ−ポレ−ション Multiplex processing system
JPH0452982B2 (en) * 1984-08-03 1992-08-25 Intaanashonaru Bijinesu Mashiinzu Corp
US6101584A (en) * 1996-11-05 2000-08-08 Mitsubishi Denki Kabushiki Kaisha Computer system and semiconductor device on one chip including a memory and central processing unit for making interlock access to the memory

Similar Documents

Publication Publication Date Title
JPS5267930A (en) Preference control system of multi-processor system
JPS55164922A (en) Multimicrocomputer
JPS5436138A (en) Direct memory access system
JPS53102643A (en) Interrupt processing system for computer
JPS51117847A (en) Multi-microcomputer
JPS5334442A (en) Multi-processor system
JPS5680722A (en) Interprocessor control system
JPS5391543A (en) Installation system for hdlc circuit
JPS5326632A (en) Common memory control unit
JPS5322340A (en) Microprogram system
JPS5439549A (en) Multiple processor
JPS5642868A (en) Access method for common memory in multiprocessor system
JPS537152A (en) Address stop circuit
JPS5271147A (en) Common panel control system for data processing unit
JPS53140909A (en) Fault processing unit for decentralized control electronic exchanging syste m
JPS5285444A (en) Information processing system
JPS5621262A (en) Memory unit
JPS55102054A (en) Failure informing system
JPS53116038A (en) Control system for memory unit access
JPS5416955A (en) Computer system for process control
JPS5696356A (en) Multimicroprocessor
JPS5278334A (en) Program sequence check system
JPS5335447A (en) Multi processor system
JPS5640935A (en) Initial set processing system for multiprocessor system
JPS57193842A (en) Request conflict detecting system