JPS5546677A - Signal processor - Google Patents
Signal processorInfo
- Publication number
- JPS5546677A JPS5546677A JP12081978A JP12081978A JPS5546677A JP S5546677 A JPS5546677 A JP S5546677A JP 12081978 A JP12081978 A JP 12081978A JP 12081978 A JP12081978 A JP 12081978A JP S5546677 A JPS5546677 A JP S5546677A
- Authority
- JP
- Japan
- Prior art keywords
- data
- codes
- check
- modulo
- arithmetic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Error Detection And Correction (AREA)
Abstract
PURPOSE:To obtain signal constitution of high correction performance by simple algorithm by adding several fixed check codes to data. CONSTITUTION:Through modulo-2 arithmetic of respective bits of data A to C, check code P is generated 101 and after an excessive code of fixed polarity is added to data A to C, check code Q is generated 102 from results of sequential shifts through modulo-2 arithmetic of each bit. In addition, data A to C and codes P and Q are provided 104 with check codes R1 to R5 for the detection of errors. Consequently, even if errors occur to two out of data A to C and codes P and Q, original data can be restored by remaining signals.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12081978A JPS5546677A (en) | 1978-09-29 | 1978-09-29 | Signal processor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12081978A JPS5546677A (en) | 1978-09-29 | 1978-09-29 | Signal processor |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5546677A true JPS5546677A (en) | 1980-04-01 |
Family
ID=14795740
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12081978A Pending JPS5546677A (en) | 1978-09-29 | 1978-09-29 | Signal processor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5546677A (en) |
-
1978
- 1978-09-29 JP JP12081978A patent/JPS5546677A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5380105A (en) | Digital signal transmission method | |
JPS55131860A (en) | Error correction unit | |
JPS5573909A (en) | Signal processor | |
SE7906786L (en) | DIGITAL SIGNAL FIELD DETECTION DEVICE | |
JPS5353205A (en) | Decoder of error correcting code data | |
JPS5381222A (en) | Digital signal transmitting system | |
JPS5546677A (en) | Signal processor | |
JPS5530212A (en) | Logical-operation type digital compander | |
JPS5592054A (en) | Unique word detection circuit | |
JPS5666947A (en) | Data transmission method | |
JPS5351936A (en) | High speed addition circuit | |
JPS52142453A (en) | Block error correction processing system | |
JPS52103902A (en) | Code error correcting method | |
JPS5243336A (en) | Error control circuit | |
JPS545416A (en) | Data check system by crc | |
JPS5363830A (en) | Error detection correcting system | |
JPS55140954A (en) | Block error correcting device | |
BENELLI et al. | Codes for the correction of burst errors | |
JPS5299029A (en) | Input/output interface control system | |
JPS5423345A (en) | Error check circuit | |
JPS5523518A (en) | Adder circuit having error check and correction function | |
JPS53108252A (en) | Encoding system | |
JPS53105138A (en) | Memory unit | |
JPS5762646A (en) | Error detection system | |
JPS52111345A (en) | Data processing unit |