JPS55162252A - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- JPS55162252A JPS55162252A JP7034579A JP7034579A JPS55162252A JP S55162252 A JPS55162252 A JP S55162252A JP 7034579 A JP7034579 A JP 7034579A JP 7034579 A JP7034579 A JP 7034579A JP S55162252 A JPS55162252 A JP S55162252A
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor element
- lead
- resin body
- sides
- bevel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title abstract 5
- 239000011347 resin Substances 0.000 abstract 5
- 229920005989 resin Polymers 0.000 abstract 5
- 238000005336 cracking Methods 0.000 abstract 1
- 238000000034 method Methods 0.000 abstract 1
- 238000007789 sealing Methods 0.000 abstract 1
- 238000007493 shaping process Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7034579A JPS55162252A (en) | 1979-06-05 | 1979-06-05 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7034579A JPS55162252A (en) | 1979-06-05 | 1979-06-05 | Semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55162252A true JPS55162252A (en) | 1980-12-17 |
JPS6227548B2 JPS6227548B2 (enrdf_load_stackoverflow) | 1987-06-15 |
Family
ID=13428731
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7034579A Granted JPS55162252A (en) | 1979-06-05 | 1979-06-05 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55162252A (enrdf_load_stackoverflow) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5861654A (ja) * | 1981-10-09 | 1983-04-12 | Toshiba Corp | 半導体装置 |
JPS58111966U (ja) * | 1982-01-25 | 1983-07-30 | 松下電器産業株式会社 | 集積回路部品 |
US7989933B1 (en) * | 2008-10-06 | 2011-08-02 | Amkor Technology, Inc. | Increased I/O leadframe and semiconductor device including same |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS505329U (enrdf_load_stackoverflow) * | 1973-05-16 | 1975-01-21 | ||
JPS5116698U (enrdf_load_stackoverflow) * | 1974-07-24 | 1976-02-06 | ||
JPS52106674A (en) * | 1976-03-05 | 1977-09-07 | Hitachi Ltd | Semiconductor device |
JPS54180668U (enrdf_load_stackoverflow) * | 1978-06-09 | 1979-12-20 |
-
1979
- 1979-06-05 JP JP7034579A patent/JPS55162252A/ja active Granted
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS505329U (enrdf_load_stackoverflow) * | 1973-05-16 | 1975-01-21 | ||
JPS5116698U (enrdf_load_stackoverflow) * | 1974-07-24 | 1976-02-06 | ||
JPS52106674A (en) * | 1976-03-05 | 1977-09-07 | Hitachi Ltd | Semiconductor device |
JPS54180668U (enrdf_load_stackoverflow) * | 1978-06-09 | 1979-12-20 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5861654A (ja) * | 1981-10-09 | 1983-04-12 | Toshiba Corp | 半導体装置 |
JPS58111966U (ja) * | 1982-01-25 | 1983-07-30 | 松下電器産業株式会社 | 集積回路部品 |
US7989933B1 (en) * | 2008-10-06 | 2011-08-02 | Amkor Technology, Inc. | Increased I/O leadframe and semiconductor device including same |
Also Published As
Publication number | Publication date |
---|---|
JPS6227548B2 (enrdf_load_stackoverflow) | 1987-06-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3161904D1 (en) | Process for the doping of semiconductors | |
IT8423095A0 (it) | Circuito integrato su larghissima scala, suddiviso in regioni isocrone, metodo per la progettazione di tale circuito conl'assistenza di una macchina emetodo per il collaudo di tale circuito con l'assistenza di unamacchina. | |
DE3577371D1 (de) | Apparat zum herstellen einer halbleiteranordnung. | |
DE3260336D1 (en) | Material treatment apparatus for producing semiconductors | |
DE3070501D1 (en) | High tensile steel and process for producing the same | |
FI834170A7 (fi) | Menetelmä ja laite tyhjiöpakkaamiseksi ja näin saatu pakkaus. | |
IT8720678A0 (it) | Filato composto e metodo ed apparato per fabbricare lo stesso. | |
MY8600544A (en) | A semiconductor device and a process for producing the same | |
DE3484356D1 (de) | Destillationsverfahren das bodenzusatzprodukte verwendet. | |
GB2050938B (en) | Method for the production of sawblades and blades produced by the method | |
FR2521982B1 (fr) | Composite alumine-alumine et son procede de fabrication | |
DE3246000D2 (en) | Method and device for the continuous production of an endless assembly of wafers with a constant width,comprised of cream layers between the wafer layers | |
EP0096156A3 (en) | Process for the quasi-hermetic, almost reactionless covering of sensitive physical structures, especially strain gauges | |
EP0028798A3 (en) | Thyristor having an amplifying gate structure and process for its operation | |
JPS55162252A (en) | Semiconductor device | |
GB2169443B (en) | Apparatus for processing semiconductors wafers or the like | |
DE3474829D1 (en) | Process for an anthracycline derivative, and an anthracyclinone derivative useful for the process | |
IT8322600A0 (it) | Metodo per la fabbricazione diprodotti di combustibili nucleari. | |
KR880701762A (ko) | 격자층으로 된 규산염 및 그 결과적인 산출물의 표면처리방법(Process for surface Treating Layered Lattice. Silicates and Resultant Products) | |
IT7831353A0 (it) | Metodo ed apparato per il trattamento di un composto rinforzato per formatura, in foglio. | |
GB2130435B (en) | Semiconductor strain sensor and method for manufacturing the same | |
JPS554983A (en) | Lead frame for semiconductor device | |
IT8024338A0 (it) | Processo continuo e apparato per modificare materiali a carattere di carboidrati. | |
HU175332B (hu) | Sposob izgotovlenija kremnievoj stali s orientirovannoj strukturoj | |
ITTO920045A1 (it) | Macchina con linea di ritardo per il trattamento di oggetti postali. |