JPS55156346A - Connection of semiconductor device - Google Patents

Connection of semiconductor device

Info

Publication number
JPS55156346A
JPS55156346A JP6322379A JP6322379A JPS55156346A JP S55156346 A JPS55156346 A JP S55156346A JP 6322379 A JP6322379 A JP 6322379A JP 6322379 A JP6322379 A JP 6322379A JP S55156346 A JPS55156346 A JP S55156346A
Authority
JP
Japan
Prior art keywords
conductors
substrate
holes
connection
pins
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6322379A
Other languages
Japanese (ja)
Inventor
Fumitaka Sato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP6322379A priority Critical patent/JPS55156346A/en
Publication of JPS55156346A publication Critical patent/JPS55156346A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5383—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H05K3/3431—Leadless components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42—Plated through-holes or plated via connections

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

PURPOSE:To provide a connection method for connecting a micropackage at a high reliability, wherein through conductors are formed in an insulating substrate in a latticelike form while providing perforations in a multilayered substrate so as to correspond to the conductors, and, while both substrates are held together, molten solder is charged into the perforation to connect the conductors. CONSTITUTION:Conductors 21 which penetrate an insulating substrate 20 is arranged in a latticed state and LSI23 are installed through a distributing layer. Pins 25 located at the corners of the substrate 20 are soldered and used as power and grounding terminals. A multilayer distributing substrate 30 is provided with clear holes 40 correspond to the conductors 21. The clear holes 40 are arranged in a latticed state and at equal intervals. Lands 41 and inner layer conductors 42 are connected by thorugh hole plating. Pins 25 are inserted into the desired holes. After positioning, connection is made by filling up melting solder in the clear holes 40. This constitution permits micropackages having many input and output signals to connect in a short time and under high reliability.
JP6322379A 1979-05-24 1979-05-24 Connection of semiconductor device Pending JPS55156346A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6322379A JPS55156346A (en) 1979-05-24 1979-05-24 Connection of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6322379A JPS55156346A (en) 1979-05-24 1979-05-24 Connection of semiconductor device

Publications (1)

Publication Number Publication Date
JPS55156346A true JPS55156346A (en) 1980-12-05

Family

ID=13222984

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6322379A Pending JPS55156346A (en) 1979-05-24 1979-05-24 Connection of semiconductor device

Country Status (1)

Country Link
JP (1) JPS55156346A (en)

Similar Documents

Publication Publication Date Title
DE3635800C2 (en)
GB1497644A (en) Multi-layered electrical circuit assemblies and to methods of making multi-layered electrical circuit assemblies
GB1004459A (en) Electronic circuits
US3496634A (en) Method of wiring and metal embedding an electrical back panel
JPS55156346A (en) Connection of semiconductor device
JPS55156344A (en) Connection of semiconductor device
JPS55156345A (en) Connection of semiconductor device
JPS5718347A (en) Mounting structure of ic
JPS54124675A (en) Semiconductor device and its mounting method
GB1427588A (en) Method of connecting electronic micro-components
JPS646385A (en) Electrical connection structure of circuit substrates
US3429037A (en) Method of making tubular solder connectors
JPS5585051A (en) Preparation of multilayer wiring structure
GB1250839A (en)
JPS55156347A (en) Semiconductor device
JPS57187955A (en) Sealing structure of semiconductor element
JPS6424492A (en) Coil device
GB1499629A (en) Microwave connectors for bonded stripline structures
JPS6441299A (en) Method of mounting electronic component
JPS6437073A (en) Printed board
JPH0439190B2 (en)
JPS58221667A (en) Soldering method of chip parts
GB1145771A (en) Electrical circuit boards
JPS54122804A (en) Wiring base board
GB1535924A (en) Printed circuit arrangements