JPS55140326A - Fundamental period detecting circuit - Google Patents
Fundamental period detecting circuitInfo
- Publication number
- JPS55140326A JPS55140326A JP4823779A JP4823779A JPS55140326A JP S55140326 A JPS55140326 A JP S55140326A JP 4823779 A JP4823779 A JP 4823779A JP 4823779 A JP4823779 A JP 4823779A JP S55140326 A JPS55140326 A JP S55140326A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- cmpa4
- input
- inverted
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R23/00—Arrangements for measuring frequencies; Arrangements for analysing frequency spectra
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Manipulation Of Pulses (AREA)
Abstract
PURPOSE:To make it possible to detect the fundamental period of an AC signal in a wide frequency range, by inputting the AC signal to one of a level comparator and by sample-holding positive and negative crest values obtained by phase inversion of the AC signal and inputting them to the other of the level comparator. CONSTITUTION:AC signal Vin 1 is connected to one input terminal of level comparator CMPA4. Meanwhile, signal Vin 1 is inverted by phase inverter INV1, and output signal 2 is input to SH circuit S1 which is constituted by buffers A1 and A2, attenuator A3, switch SW1, and sample hold SH capacitor C1. Output signal 3 of circuit S1 is input as reference voltage Vref to the input end of CMPA4. Output signal 4 of CMPA4 is connected to trigger pulse former T1, and trigger pulse 5 is generated each time signal 4 is inverted, thereby controlling switch SW1. Since the reference voltage value is set to a negative DC voltage value and a positive DC voltage value in section t1 for a positive input signal and section t2 for a negative input signal respectively, the output of CMPA4 is not inverted unless the output of CMPA4 exceeds the reference voltage in the next opposite phase when the level of CMPA4 is inverted, so that malfunctions can be prevented.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4823779A JPS55140326A (en) | 1979-04-18 | 1979-04-18 | Fundamental period detecting circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4823779A JPS55140326A (en) | 1979-04-18 | 1979-04-18 | Fundamental period detecting circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS55140326A true JPS55140326A (en) | 1980-11-01 |
Family
ID=12797827
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4823779A Pending JPS55140326A (en) | 1979-04-18 | 1979-04-18 | Fundamental period detecting circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55140326A (en) |
-
1979
- 1979-04-18 JP JP4823779A patent/JPS55140326A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1528334A (en) | Inverter control circuit | |
JPS55140326A (en) | Fundamental period detecting circuit | |
KR870002699A (en) | Low Level Voltage / Pulse Converter | |
JPS5483759A (en) | Mos inverter circuit | |
JPS563578A (en) | Inverter device | |
SU1405102A1 (en) | Function converter | |
JPS5723334A (en) | Tuning circuit equipped with vco | |
JPS5449059A (en) | Ac zero-volt switch circuit | |
JPS5480058A (en) | Schmitt trigger circuit | |
JPS56115024A (en) | Automatic threshold level setting circuit | |
SU739557A1 (en) | Device for raising to power | |
JPS578457A (en) | Generating circuit for power source determination signal | |
SU1367070A1 (en) | Device for checking residual capacitance of small-size galvanic cell | |
SU752364A1 (en) | Multiplier-divider | |
JPS5485368A (en) | Switching power circuit | |
SU481873A1 (en) | Periodometer | |
JPS55140325A (en) | Fundamental period detecting circuit | |
SU570987A1 (en) | Multistable element | |
JPS5487280A (en) | Analog input circuit | |
JPS5484223A (en) | Switching power source circuit | |
SU905987A1 (en) | Controllable generator | |
JPS5731010A (en) | Temperature control device | |
JPS54114271A (en) | Frequency-current conversion circuit | |
JPS5784619A (en) | Pulse width extension circuit | |
JPS554122A (en) | Pulse generating circuit |