JPS55140253A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPS55140253A
JPS55140253A JP4743179A JP4743179A JPS55140253A JP S55140253 A JPS55140253 A JP S55140253A JP 4743179 A JP4743179 A JP 4743179A JP 4743179 A JP4743179 A JP 4743179A JP S55140253 A JPS55140253 A JP S55140253A
Authority
JP
Japan
Prior art keywords
container
semiconductor device
alpha ray
ceramic
wall
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4743179A
Other languages
Japanese (ja)
Inventor
Toshihiko Ono
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP4743179A priority Critical patent/JPS55140253A/en
Publication of JPS55140253A publication Critical patent/JPS55140253A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/552Protection against radiation, e.g. light or electromagnetic waves
    • H01L23/556Protection against radiation, e.g. light or electromagnetic waves against alpha rays
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/15165Monolayer substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16195Flat cap [not enclosing an internal cavity]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3025Electromagnetic shielding

Landscapes

  • Physics & Mathematics (AREA)
  • Health & Medical Sciences (AREA)
  • Electromagnetism (AREA)
  • Toxicology (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

PURPOSE:To prevent deterioration of the characteristics of a semiconductor device by filling insulator powder over a semiconductor element in a container and shielding alpha ray irradiation to the surface of the element. CONSTITUTION:A semiconductor element 2 is secured to a ceramic container 1, a kovar external connecting terminal 3 is contacted with a ceramic wall 4 and the container 1, connected to an internal wire 9, and an aluminum wire 5 is connected between the element 2 and the terminal 3. Further, a cover 6 is adhered to the wall 4 by low melting point galss 8 or the like. Powder 7 such as Al2O3 or the like is filled in the container to shield the alpha ray irradiated from the sealing material 8. This configuration can prevent the damage of the memory information of the element.
JP4743179A 1979-04-18 1979-04-18 Semiconductor device Pending JPS55140253A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4743179A JPS55140253A (en) 1979-04-18 1979-04-18 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4743179A JPS55140253A (en) 1979-04-18 1979-04-18 Semiconductor device

Publications (1)

Publication Number Publication Date
JPS55140253A true JPS55140253A (en) 1980-11-01

Family

ID=12774953

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4743179A Pending JPS55140253A (en) 1979-04-18 1979-04-18 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS55140253A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5633861A (en) * 1979-08-29 1981-04-04 Hitachi Ltd Semiconductor device
JPS5783774U (en) * 1980-11-10 1982-05-24
JPS5784153A (en) * 1980-11-14 1982-05-26 Fujitsu Ltd Semiconductor device
US5679976A (en) * 1993-06-14 1997-10-21 Polyplastics Co., Ltd. Molded electric parts and method of manufacturing the same

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55128850A (en) * 1979-03-28 1980-10-06 Hitachi Ltd Semiconductor device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55128850A (en) * 1979-03-28 1980-10-06 Hitachi Ltd Semiconductor device

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5633861A (en) * 1979-08-29 1981-04-04 Hitachi Ltd Semiconductor device
JPS5783774U (en) * 1980-11-10 1982-05-24
JPS5784153A (en) * 1980-11-14 1982-05-26 Fujitsu Ltd Semiconductor device
US5679976A (en) * 1993-06-14 1997-10-21 Polyplastics Co., Ltd. Molded electric parts and method of manufacturing the same

Similar Documents

Publication Publication Date Title
GB2086140B (en) Hermetically sealed package
JPS5548953A (en) Semiconductor package
DE3379305D1 (en) Hermetically sealed package for optoelectronic semiconductor devices
JPS5595344A (en) Semiconductor package
JPS5591145A (en) Production of ceramic package
GB8315934D0 (en) Hermetically sealed glass-encapsulated ceramic capacitors
GB8301625D0 (en) Hermetically sealed container
JPS55140253A (en) Semiconductor device
GB2035289B (en) Glass for encapsulation of semiconductor devices
JPS5683048A (en) Semiconductor device
IT1138071B (en) HERMETICALLY SEALED CONTAINER STRUCTURE
GB2101401B (en) Glass encapsulated semiconductor device
JPS5577127A (en) Grain boundary insulating semiconductor porcelain capacitor
EP0100817A3 (en) Improved hermetically sealed semiconductor casing
JPS55140250A (en) Semiconductor device
JPS55113347A (en) Semiconductor device
JPS55128845A (en) Semiconductor device
JPS5591665A (en) Package of high sealinggup property
JPS55140249A (en) Semiconductor device
GB1005676A (en) Improvements relating to vacuum switches
JPS56165341A (en) Semiconductor device
JPS555330A (en) Hermetically sealed package
DE3062453D1 (en) Hermetically sealed enclosure for an electronic or opto-electronic device
EP0178481A3 (en) Hermetically sealed semiconductor package
JPS5645053A (en) Semiconductor device