JPS55136907A - Sample holding circuit - Google Patents

Abstract

PURPOSE: To produce analog outputs having equal data totally without a buffer circuit by providing contacts to be distributed but not connected to the circuit of a distributor.

CONSTITUTION: Digital signals of a plurality of systems are divided, when having a number of bit configuration, in predetermined sequence in time division manner into lower and upper bits, which are sequentially latched in latch circuits 10, 20, respectively. When the output is produced as a signal having ten bits for example, eight bit data D0WD7 are latched in the latch circuit 10 by the initial instruction, and two bit data D0 and D1 are latched in the latch circuit 20 by the next instruction. When the data are inputted to the D/A converter 30, a distributor 40 is operated synchronously with the clock signal for latching the latch circuits 10, 20. The contacts a-p of the distributor 40 are shortcircuited during the time longer than the time when the latch circuits 10, 20 are operating at least and the contacts a-b and a-c are shortcircuited during the time except the previous time to hold the data in the holding circuit 50 so as to obtain analog outputs q₁, q₂.

COPYRIGHT: (C)1980,JPO&Japio