JPS5491030A - Terminal accommodation system of communication controller - Google Patents

Terminal accommodation system of communication controller

Info

Publication number
JPS5491030A
JPS5491030A JP15874577A JP15874577A JPS5491030A JP S5491030 A JPS5491030 A JP S5491030A JP 15874577 A JP15874577 A JP 15874577A JP 15874577 A JP15874577 A JP 15874577A JP S5491030 A JPS5491030 A JP S5491030A
Authority
JP
Japan
Prior art keywords
terminals
memory
programs
communication
controller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP15874577A
Other languages
Japanese (ja)
Inventor
Shuhei Arima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP15874577A priority Critical patent/JPS5491030A/en
Publication of JPS5491030A publication Critical patent/JPS5491030A/en
Pending legal-status Critical Current

Links

Landscapes

  • Communication Control (AREA)
  • Computer And Data Communications (AREA)

Abstract

PURPOSE: To use effectively, with memory capacity reduced, a unit which has several terminals low in traffic intensity and requiring real-time operation not so much and needs various transmission control procedures, by attaining communication according to a program executing transmission procedures of terminals.
CONSTITUTION: Communication controller I is connected to electronic computer II via bus Bu and terminal control part TC controlled by CPU1 is provided to controller I; and terminals TEA to TEN are conneced to control part TC and controller I is also equipped with memory M which can store a fixed number of programs executing transmission control procedures of terminals TEA to TEN. In addition, computer II is equipped with CPU2 and file memory FM which can store all of programs executing transmission control procedures of terminals TEA to TEM and it is decided whether programs managing a communication request with terminals TEA to TEM have been stored in memory M. Then, when they have been stored, communication is attained by the programs and when not, programs of memory FM are loaded for the communication.
COPYRIGHT: (C)1979,JPO&Japio
JP15874577A 1977-12-28 1977-12-28 Terminal accommodation system of communication controller Pending JPS5491030A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15874577A JPS5491030A (en) 1977-12-28 1977-12-28 Terminal accommodation system of communication controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15874577A JPS5491030A (en) 1977-12-28 1977-12-28 Terminal accommodation system of communication controller

Publications (1)

Publication Number Publication Date
JPS5491030A true JPS5491030A (en) 1979-07-19

Family

ID=15678402

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15874577A Pending JPS5491030A (en) 1977-12-28 1977-12-28 Terminal accommodation system of communication controller

Country Status (1)

Country Link
JP (1) JPS5491030A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6269343A (en) * 1985-09-20 1987-03-30 Fujitsu Ltd Automatic switching system for circuit control procedure
JPH03156546A (en) * 1989-11-14 1991-07-04 Nec Corp Incoming call controller

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6269343A (en) * 1985-09-20 1987-03-30 Fujitsu Ltd Automatic switching system for circuit control procedure
JPH0426503B2 (en) * 1985-09-20 1992-05-07 Fujitsu Ltd
JPH03156546A (en) * 1989-11-14 1991-07-04 Nec Corp Incoming call controller

Similar Documents

Publication Publication Date Title
JPS57150019A (en) Control system of terminal device
JPS5299034A (en) Control system for micro program
JPS5436138A (en) Direct memory access system
JPS5491030A (en) Terminal accommodation system of communication controller
JPS5672752A (en) Controller for occupation of common bus line
JPS5478039A (en) Communication controller
JPS54146541A (en) Information process system
JPS5398741A (en) High level recording and processing system
JPS5496337A (en) Electronic computer device
JPS6453648A (en) Communication processing method and device therefor
JPS5326632A (en) Common memory control unit
JPS5416957A (en) Computer system for process control
JPS54142040A (en) Information processor
JPS5336149A (en) Information processing system
JPS5559555A (en) High-speed level switching device
JPS5585941A (en) Dma system for data transmission and reception unit
JPS5437646A (en) Program loading system
JPS5667464A (en) System with memory device
JPS5348433A (en) Precedence control system
JPS5582330A (en) Common bus control unit
JPS54122050A (en) Terminal controller
JPS642031A (en) Fully automatic camera
JPS5310929A (en) Starting system of computer
JPS54133853A (en) Microprogram control system
JPS55100796A (en) Channel control system