JPS5475245A - Input/output device access control system - Google Patents
Input/output device access control systemInfo
- Publication number
- JPS5475245A JPS5475245A JP14310477A JP14310477A JPS5475245A JP S5475245 A JPS5475245 A JP S5475245A JP 14310477 A JP14310477 A JP 14310477A JP 14310477 A JP14310477 A JP 14310477A JP S5475245 A JPS5475245 A JP S5475245A
- Authority
- JP
- Japan
- Prior art keywords
- cpu1
- state
- command
- management
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE: To reduce the number of start command unsuccess times by incorporating a state management part, which grasps the busy state of each device existing hierarchically and the hierarchical structure state, in a CPU and inspecting contents of the management part by a test command when the CPU accesses the output system.
CONSTITUTION: In the data processing system having hierarchical-structure response accepting circuit part 10 where one or plural channel units 4-1 to 4-3, which are connected to be able to link with CPU1-0 and 1-1, I/O controllers 5-1 to 5-3 and I/O devices 6-1 to 6-5 are so connected that they can be linked with one another, CPU1-0 and 1-1 are provided with state management part 3-1 and 3-2 respectively. CPU1-0 and 1-1 store the state of each low-level device, which is connected to themselves, in these management parts 3-1 and 3-2; and when assigning a prescribed one of devices 6-1 to 6-5 to issue a start I/O command to unit 4-1 to 4-3, CPU1-0 and 1-2 inspect contents of management parts 3-1 and 3-2 respectively by a test command.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14310477A JPS6016655B2 (en) | 1977-11-29 | 1977-11-29 | I/O device access control method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14310477A JPS6016655B2 (en) | 1977-11-29 | 1977-11-29 | I/O device access control method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5475245A true JPS5475245A (en) | 1979-06-15 |
JPS6016655B2 JPS6016655B2 (en) | 1985-04-26 |
Family
ID=15330991
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14310477A Expired JPS6016655B2 (en) | 1977-11-29 | 1977-11-29 | I/O device access control method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6016655B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5660925A (en) * | 1979-10-22 | 1981-05-26 | Nec Corp | Information processing system |
JPS59139427A (en) * | 1983-01-29 | 1984-08-10 | Fuji Electric Co Ltd | Information processing device |
-
1977
- 1977-11-29 JP JP14310477A patent/JPS6016655B2/en not_active Expired
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5660925A (en) * | 1979-10-22 | 1981-05-26 | Nec Corp | Information processing system |
JPS59139427A (en) * | 1983-01-29 | 1984-08-10 | Fuji Electric Co Ltd | Information processing device |
Also Published As
Publication number | Publication date |
---|---|
JPS6016655B2 (en) | 1985-04-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1373828A (en) | Data processing systems | |
JPS5475245A (en) | Input/output device access control system | |
ATE34239T1 (en) | COMPUTER WITH AUTOMATIC SWITCHING OF PERIPHERAL DEVICES AND PERIPHERAL DEVICE SUITABLE FOR SUCH SWITCHING. | |
JPS54161854A (en) | Input/output control system for information processor | |
JPS55115151A (en) | Duplex system | |
JPS5727322A (en) | Input and output controlling system of computer | |
JPS52132748A (en) | Information i/o control system | |
JPS5759222A (en) | Dma data transfer system | |
Dunham et al. | Approaches to the computer simulation of production systems. | |
Bogolyubov | MIR-1 Computer in Experiment Automation. | |
JPS5373934A (en) | Data exchange control system | |
JPS54154235A (en) | Data process system containing peripheral unit adaptor | |
JPS55115131A (en) | Display control unit | |
JPS5636744A (en) | Microcomputer unit | |
JPS5499882A (en) | Plant supervisory controller | |
JPS5668818A (en) | Using rate measuring system for input/output control device | |
JPS5622149A (en) | Monitoring system for electronic computer system | |
JPS56168256A (en) | Data processor | |
JPS56118137A (en) | Input device for digital signal | |
JPS53112041A (en) | Data processor | |
JPS5562595A (en) | Memory device | |
JPS57143670A (en) | Parallel processing system | |
JPS5422138A (en) | Operation monitor system for electronic computer system | |
JPS5671150A (en) | Simulation test device | |
JPS5371772A (en) | Simulation load system of sequence controller |