JPS5468137A - Control system for priority - Google Patents

Control system for priority

Info

Publication number
JPS5468137A
JPS5468137A JP13455777A JP13455777A JPS5468137A JP S5468137 A JPS5468137 A JP S5468137A JP 13455777 A JP13455777 A JP 13455777A JP 13455777 A JP13455777 A JP 13455777A JP S5468137 A JPS5468137 A JP S5468137A
Authority
JP
Japan
Prior art keywords
priority
signal
cpub
cpua
request
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13455777A
Other languages
Japanese (ja)
Inventor
Shigeharu Hasu
Hiroshi Hayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP13455777A priority Critical patent/JPS5468137A/en
Publication of JPS5468137A publication Critical patent/JPS5468137A/en
Pending legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)

Abstract

PURPOSE: To increase the reliability by detecting the failure of opposing party through the priority control for computer without increasing the signal wire, by providing the priority confirming lines of bidirectional way.
CONSTITUTION: Bidirectional priority request line REQab and priority confirming line ACKab are provided between the computer units CPUa and CPUb. When priority request signal SREQa is delivered from CPUa to CPUb, CPUb returns the priority confirming signal SACKb. The CPUa first can obtain priority after receiving this signal. Further, if the priority request is simultaneously made, after a given waiting time is elapsed, CPUb having lower priority predetermined confirms the request signal made succeedingly from CPUa, the request by itself is abandoned and the signal SACKb is delivered and CPUa first can obtain priority after receiving it. In either case, if no confirming signal is obtained from CPUb, CPUa can detect the failure of CPUb and the reliability can be increased accordingly.
COPYRIGHT: (C)1979,JPO&Japio
JP13455777A 1977-11-11 1977-11-11 Control system for priority Pending JPS5468137A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13455777A JPS5468137A (en) 1977-11-11 1977-11-11 Control system for priority

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13455777A JPS5468137A (en) 1977-11-11 1977-11-11 Control system for priority

Publications (1)

Publication Number Publication Date
JPS5468137A true JPS5468137A (en) 1979-06-01

Family

ID=15131100

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13455777A Pending JPS5468137A (en) 1977-11-11 1977-11-11 Control system for priority

Country Status (1)

Country Link
JP (1) JPS5468137A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6143370A (en) * 1984-08-03 1986-03-01 インタ−ナショナル・ビジネス・マシ−ンズ・コ−ポレ−ション Multiplex processing system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6143370A (en) * 1984-08-03 1986-03-01 インタ−ナショナル・ビジネス・マシ−ンズ・コ−ポレ−ション Multiplex processing system
JPH0452982B2 (en) * 1984-08-03 1992-08-25 Intaanashonaru Bijinesu Mashiinzu Corp

Similar Documents

Publication Publication Date Title
JPS5654535A (en) Bus control system
JPS5468137A (en) Control system for priority
JPS54144837A (en) Detection system for data transfer failure
JPS5672753A (en) Selective processor for occupation of common bus line
JPS55944A (en) Clock switching system
JPS54105937A (en) Monitor system for electronic computer system
JPS55140952A (en) Fault processing system
JPS553037A (en) Input/output processor
JPS51136254A (en) Fault detection
JPS5539978A (en) Transmission control device
JPS5493340A (en) Duplex processing system
JPS51127441A (en) Sensor check circuit
JPS5361938A (en) Automatic diagnosis device
JPS52107741A (en) Peripheral control unit
JPS5413747A (en) Data transfer system between processors
JPS57125446A (en) Fault detecting and avoiding circuit
JPS53143145A (en) On line data processing system with upper rank system monitoring unit
JPS5676826A (en) Data transfer control system
JPS52149047A (en) Software inspection system
JPS5299724A (en) Memory diagnosing method
JPS53112624A (en) Paralell-type data trasmission unit for long distance
JPS54543A (en) Computer composite system
JPS53130946A (en) Information processing system
JPS52141144A (en) Data input unit
JPS54109733A (en) Synchronous control system for interface device