JPS5444448A - Interruption acknowledge system - Google Patents
Interruption acknowledge systemInfo
- Publication number
- JPS5444448A JPS5444448A JP11084377A JP11084377A JPS5444448A JP S5444448 A JPS5444448 A JP S5444448A JP 11084377 A JP11084377 A JP 11084377A JP 11084377 A JP11084377 A JP 11084377A JP S5444448 A JPS5444448 A JP S5444448A
- Authority
- JP
- Japan
- Prior art keywords
- cpu
- level
- gate
- interrupt
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Bus Control (AREA)
Abstract
PURPOSE: To quickly specify the I/O performing interrupt request, by providing the acknowledge FF to a plural number of I/O's connected to CPR, and by generating the acknowledge FF lead signal from CPU.
CONSTITUTION: When interrupt request is made from IK/OIO-1, IO-2..., the interrupt signal INT is made to CPU, and simultaneously the acknowldege FFACKFF is set, and the input terminal of the gate RG for lead connected to the Q terminal is at H level. Further, one input terminal of the gate TG for test is at H level. When CPU develops the signal ACK, the bits in the data bus DTA connected to the gate RG of which input is at H level are at H level and specify the I/O requested for interrupt with th register of CPU read in. Next, when CPU generates the signal TST, it is fetched to CPU through the bus DTA from the gate TG of which input is at H level, and the interrupt factor of I/O is detected.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11084377A JPS5444448A (en) | 1977-09-14 | 1977-09-14 | Interruption acknowledge system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11084377A JPS5444448A (en) | 1977-09-14 | 1977-09-14 | Interruption acknowledge system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5444448A true JPS5444448A (en) | 1979-04-07 |
Family
ID=14546062
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11084377A Pending JPS5444448A (en) | 1977-09-14 | 1977-09-14 | Interruption acknowledge system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5444448A (en) |
-
1977
- 1977-09-14 JP JP11084377A patent/JPS5444448A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5444448A (en) | Interruption acknowledge system | |
| JPS5440049A (en) | Information process system | |
| JPS53105947A (en) | Data transfer system by bank switching of memory | |
| JPS55166749A (en) | Decoder circuit | |
| JPS55119750A (en) | Processor providing test address function | |
| JPS5476024A (en) | Test device for semiconductor memory | |
| SU739566A1 (en) | Digital integrator | |
| JPS5422137A (en) | Bus line chekcing device | |
| JPS5452929A (en) | Address converting device for information processor | |
| JPS5437652A (en) | Processor for data input and output | |
| JPS5294040A (en) | Data processing unit | |
| JPS5478635A (en) | Data transfer control circuit | |
| JPS52141152A (en) | Data collection system | |
| JPS55140949A (en) | Information processor | |
| JPS53115148A (en) | Interruption control system | |
| JPS5421229A (en) | Data fetch system | |
| JPS53132244A (en) | Test and control unit for extendable microprogram | |
| JPS5437434A (en) | Memory device | |
| JPS5561847A (en) | Check unit for input and output circuit | |
| JPS54105934A (en) | Input/output channel device | |
| JPS5334242A (en) | Device for controlling elevator | |
| JPS5498152A (en) | Input/output control terminal | |
| JPS5638626A (en) | Address conversion apparatus | |
| JPS55935A (en) | Signal synchronization system | |
| JPS5388536A (en) | Word processor |