JPS54161847A - Effective address calculation mechanism for memory of information processor - Google Patents
Effective address calculation mechanism for memory of information processorInfo
- Publication number
- JPS54161847A JPS54161847A JP7164478A JP7164478A JPS54161847A JP S54161847 A JPS54161847 A JP S54161847A JP 7164478 A JP7164478 A JP 7164478A JP 7164478 A JP7164478 A JP 7164478A JP S54161847 A JPS54161847 A JP S54161847A
- Authority
- JP
- Japan
- Prior art keywords
- effective address
- elements
- memory
- information processor
- address calculation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/10—Decoders
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
Abstract
PURPOSE:To facilitate an easy access for the optional elements of the memories arranged in the n-dimensional matrix through the combinations of registers, adders and multipliers of necessary numbers of unit each. CONSTITUTION:Registers Cr, Mr, Rr, Br, Rg1, Rg2 and TRg are provided in the necessary number each to carry out conversion based on Eq. 1 into effective address EA of the from arrangement elements A (x1, x2...xn) in the memories arranged in the n-dimensional matrix which is expressed by A (a1max, a2max...anmax). In addition, adders Ad1-Ad4 plus multiplier M are installed. Then elements x1, x2...xn of optional arrangement elements A (x1, x2...xn) are designated. As a result an easy calculation is possible for address EA, and the access is accelerated and facilitated.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7164478A JPS54161847A (en) | 1978-06-13 | 1978-06-13 | Effective address calculation mechanism for memory of information processor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7164478A JPS54161847A (en) | 1978-06-13 | 1978-06-13 | Effective address calculation mechanism for memory of information processor |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS54161847A true JPS54161847A (en) | 1979-12-21 |
Family
ID=13466537
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7164478A Pending JPS54161847A (en) | 1978-06-13 | 1978-06-13 | Effective address calculation mechanism for memory of information processor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54161847A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63143646A (en) * | 1986-12-05 | 1988-06-15 | Nec Corp | Extended index addressing system |
JPH01293479A (en) * | 1988-05-23 | 1989-11-27 | Hitachi Seiko Ltd | Picture memory |
-
1978
- 1978-06-13 JP JP7164478A patent/JPS54161847A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63143646A (en) * | 1986-12-05 | 1988-06-15 | Nec Corp | Extended index addressing system |
JPH01293479A (en) * | 1988-05-23 | 1989-11-27 | Hitachi Seiko Ltd | Picture memory |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES8302333A1 (en) | Data processing apparatus. | |
JPS5757345A (en) | Data controller | |
JPS5345949A (en) | Arithmetic unit for n-point discrete fourier conversion | |
JPS54161847A (en) | Effective address calculation mechanism for memory of information processor | |
JPS56114062A (en) | Multiplex information process system | |
JPS5487130A (en) | Conventional register access system | |
JPS5461851A (en) | Data processing system | |
JPS54140437A (en) | Parallel process system | |
JPS5475964A (en) | Data pre-fetch system | |
JPS5423343A (en) | Microprogram controller | |
JPS5555490A (en) | Memory control system | |
JPS54108539A (en) | Virtual memory control system of information processor | |
JPS5493342A (en) | Vector register | |
JPS5491151A (en) | Internal memory control system on array processor | |
JPS5563422A (en) | Data transfer system | |
JPS55118170A (en) | Memory access device | |
JPS5591029A (en) | Microprogram control system | |
JPS5578340A (en) | Division system | |
JPS5688562A (en) | Control system for parallel execution of linked instruction | |
JPS54105939A (en) | Information processor | |
JPS5549748A (en) | Microprogram control unit | |
JPS54132144A (en) | Multiple process system | |
JPS5730078A (en) | Vector data processor | |
JPS5587362A (en) | Buffer memory control system | |
JPS5697150A (en) | Instruction advance fetch device |