JPS54143028A - Data transfer unit - Google Patents
Data transfer unitInfo
- Publication number
- JPS54143028A JPS54143028A JP5113678A JP5113678A JPS54143028A JP S54143028 A JPS54143028 A JP S54143028A JP 5113678 A JP5113678 A JP 5113678A JP 5113678 A JP5113678 A JP 5113678A JP S54143028 A JPS54143028 A JP S54143028A
- Authority
- JP
- Japan
- Prior art keywords
- size
- register
- page
- data transfer
- storage parts
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Abstract
PURPOSE: To make it possible to access storage parts different in page size by controlling an address conversion means by the signal which discriminates the size of one page of each storage part, in the data transfer unit which transfers data to plural storage parts.
CONSTITUTION: In the data transfer unit which transfers data to plural storage parts 8 and 9, page size register 2 which outputs page size signal S1 to discriminate the size of pages, data address selector 6 which selects the bit constitution of page table read PTW register 3 and virtual address register 2 on a basis of the output of size signal S1, and PTW address selector 5 which selects the bit constitution of page table pointer PTP register 1 and register 2 on a basis of size signal S1 are provided. Then, address selector 7 is controlled by outputs of these selectors 5 and 6 to convert virtual addresses to real addresses, thereby performing the data transfer to storage parts 8 and 9 different in page size.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5113678A JPS54143028A (en) | 1978-04-28 | 1978-04-28 | Data transfer unit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5113678A JPS54143028A (en) | 1978-04-28 | 1978-04-28 | Data transfer unit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54143028A true JPS54143028A (en) | 1979-11-07 |
JPS6112582B2 JPS6112582B2 (en) | 1986-04-09 |
Family
ID=12878395
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5113678A Granted JPS54143028A (en) | 1978-04-28 | 1978-04-28 | Data transfer unit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54143028A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5680865A (en) * | 1979-11-30 | 1981-07-02 | Matsushita Electric Ind Co Ltd | Driving method of memory |
JPS60204048A (en) * | 1984-03-28 | 1985-10-15 | Hitachi Ltd | Virtual storing system |
-
1978
- 1978-04-28 JP JP5113678A patent/JPS54143028A/en active Granted
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5680865A (en) * | 1979-11-30 | 1981-07-02 | Matsushita Electric Ind Co Ltd | Driving method of memory |
JPS6155694B2 (en) * | 1979-11-30 | 1986-11-28 | Matsushita Electric Ind Co Ltd | |
JPS60204048A (en) * | 1984-03-28 | 1985-10-15 | Hitachi Ltd | Virtual storing system |
JPH0353659B2 (en) * | 1984-03-28 | 1991-08-15 | Hitachi Ltd |
Also Published As
Publication number | Publication date |
---|---|
JPS6112582B2 (en) | 1986-04-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5764383A (en) | Address converting method and its device | |
JPS5580164A (en) | Main memory constitution control system | |
JPS54128646A (en) | Pattern generator | |
JPS54143028A (en) | Data transfer unit | |
JPS55134442A (en) | Data transfer unit | |
JPS55105760A (en) | Memory control unit | |
JPS5563422A (en) | Data transfer system | |
JPS5644178A (en) | Buffer memory control system | |
JPS54146932A (en) | Address converter | |
JPS5561866A (en) | Memory designation system | |
JPS57125427A (en) | Circuit for transmitting simultaneously command signal | |
JPS55142476A (en) | Address conversion system for information processing system | |
JPS5436144A (en) | Address conversion unit | |
JPS5593582A (en) | Memory system | |
JPS5638631A (en) | Data transfer apparatus | |
JPS55157027A (en) | Input and output transfer control unit | |
JPS55118170A (en) | Memory access device | |
JPS55166747A (en) | Data processor | |
JPS5637878A (en) | Cash memory control system | |
JPS5534742A (en) | Memory control system | |
JPS5494251A (en) | Operation unit for two dimensional orthogonal conversion | |
JPS5593599A (en) | Page detector | |
JPS57176464A (en) | Data transfer system | |
JPS5573982A (en) | Address conversion unit of data transfer unit | |
JPS55117781A (en) | High-speed address converter |