JPS5399765A - Semiconductor device having bonding pad - Google Patents

Semiconductor device having bonding pad

Info

Publication number
JPS5399765A
JPS5399765A JP1299477A JP1299477A JPS5399765A JP S5399765 A JPS5399765 A JP S5399765A JP 1299477 A JP1299477 A JP 1299477A JP 1299477 A JP1299477 A JP 1299477A JP S5399765 A JPS5399765 A JP S5399765A
Authority
JP
Japan
Prior art keywords
semiconductor device
bonding pad
pad
protective film
securing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1299477A
Other languages
Japanese (ja)
Inventor
Takeo Yoshimi
Hideo Sakai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP1299477A priority Critical patent/JPS5399765A/en
Publication of JPS5399765A publication Critical patent/JPS5399765A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/0212Auxiliary members for bonding areas, e.g. spacers
    • H01L2224/02122Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
    • H01L2224/02163Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
    • H01L2224/02165Reinforcing structures
    • H01L2224/02166Collar structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • H01L2224/05559Shape in side view non conformal layer on a patterned surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4807Shape of bonding interfaces, e.g. interlocking features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4845Details of ball bonds
    • H01L2224/48451Shape
    • H01L2224/48453Shape of the interface with the bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Wire Bonding (AREA)

Abstract

PURPOSE:To prevent cracking of a protective film by securing a linear connection on the uppermost surface of the convex junction pad and coating the side surface of the pad with a protective film.
JP1299477A 1977-02-10 1977-02-10 Semiconductor device having bonding pad Pending JPS5399765A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1299477A JPS5399765A (en) 1977-02-10 1977-02-10 Semiconductor device having bonding pad

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1299477A JPS5399765A (en) 1977-02-10 1977-02-10 Semiconductor device having bonding pad

Publications (1)

Publication Number Publication Date
JPS5399765A true JPS5399765A (en) 1978-08-31

Family

ID=11820748

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1299477A Pending JPS5399765A (en) 1977-02-10 1977-02-10 Semiconductor device having bonding pad

Country Status (1)

Country Link
JP (1) JPS5399765A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01313948A (en) * 1988-06-13 1989-12-19 Taiyo Yuden Co Ltd Thin film circuit board and manufacture thereof
CN104517921A (en) * 2013-09-30 2015-04-15 中芯国际集成电路制造(上海)有限公司 Bonded substrate and forming method thereof, and three-dimensional package structure and forming method thereof
WO2021186773A1 (en) * 2020-03-19 2021-09-23 株式会社日立パワーデバイス Semiconductor device

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01313948A (en) * 1988-06-13 1989-12-19 Taiyo Yuden Co Ltd Thin film circuit board and manufacture thereof
CN104517921A (en) * 2013-09-30 2015-04-15 中芯国际集成电路制造(上海)有限公司 Bonded substrate and forming method thereof, and three-dimensional package structure and forming method thereof
CN104517921B (en) * 2013-09-30 2017-09-22 中芯国际集成电路制造(上海)有限公司 It is bonded substrate and forming method thereof, three-dimension packaging structure and forming method thereof
WO2021186773A1 (en) * 2020-03-19 2021-09-23 株式会社日立パワーデバイス Semiconductor device

Similar Documents

Publication Publication Date Title
AT387105B (en) SEMICONDUCTOR ARRANGEMENT WITH REDUCED SURFACE FIELD THICKNESS
JPS51114886A (en) Photocoupling semiconductor device and its manufacturing process
NZ189024A (en) Peelable bonded structure with metal layer and olefin resin layer
NL7714399A (en) SEMI-GUIDE DEVICE WITH PASSIVATION LAYER.
SE8300311D0 (en) SET TO MAKE A SEMICONDUCTOR DEVICE
JPS5399765A (en) Semiconductor device having bonding pad
AU7116287A (en) Layered light receiving member for electrophotography comprising buffer layer
CH614809A5 (en) Semiconductor component with a passivating protective layer
JPS52154781A (en) Vermin adhesive collector
JPS5335378A (en) Bump type semiconductor device
JPS548982A (en) Semiconductor device
JPS5414173A (en) Semiconductor device
JPS5318960A (en) Bonding method
JPS51132764A (en) Semiconductor device
JPS51135469A (en) Glass passivation semi-conductor unit
JPS5384414A (en) Manufacture of solid state pickup device
JPS52155553A (en) Semiconductor optical modulator
JPS5334466A (en) Electrode construction of semiconductor device
JPS5516439A (en) Resin seal semiconductor device
JPS52106678A (en) Resin sealed type semiconductor device
JPS51138185A (en) Semi-conductor device
JPS53117970A (en) Resin seal type semiconductor device
JPS52129393A (en) Solar battery
JPS53137684A (en) Semiconductor device
JPS549588A (en) Semiconductor control rectifier equipment

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees