JPS51135402A - Testing method of semiconductor integrated circuit - Google Patents

Testing method of semiconductor integrated circuit

Info

Publication number
JPS51135402A
JPS51135402A JP50060719A JP6071975A JPS51135402A JP S51135402 A JPS51135402 A JP S51135402A JP 50060719 A JP50060719 A JP 50060719A JP 6071975 A JP6071975 A JP 6071975A JP S51135402 A JPS51135402 A JP S51135402A
Authority
JP
Japan
Prior art keywords
integrated circuit
semiconductor integrated
testing method
demodulator
simplification
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP50060719A
Other languages
English (en)
Japanese (ja)
Other versions
JPS552103B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Kazuo Saito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electronics Corp filed Critical Matsushita Electronics Corp
Priority to JP50060719A priority Critical patent/JPS51135402A/ja
Publication of JPS51135402A publication Critical patent/JPS51135402A/ja
Publication of JPS552103B2 publication Critical patent/JPS552103B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04H—BROADCAST COMMUNICATION
    • H04H40/00—Arrangements specially adapted for receiving broadcast information
    • H04H40/18—Arrangements characterised by circuits or components specially adapted for receiving
    • H04H40/27—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95
    • H04H40/36—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95 specially adapted for stereophonic broadcast receiving
    • H04H40/45—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95 specially adapted for stereophonic broadcast receiving for FM stereophonic broadcast systems receiving
    • H04H40/63—Arrangements characterised by circuits or components specially adapted for receiving specially adapted for broadcast systems covered by groups H04H20/53 - H04H20/95 specially adapted for stereophonic broadcast receiving for FM stereophonic broadcast systems receiving for separation improvements or adjustments
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/06—Receivers
    • H04B1/16—Circuits
    • H04B1/1646—Circuits adapted for the reception of stereophonic signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Stereo-Broadcasting Methods (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Stereophonic System (AREA)
JP50060719A 1975-05-20 1975-05-20 Testing method of semiconductor integrated circuit Granted JPS51135402A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP50060719A JPS51135402A (en) 1975-05-20 1975-05-20 Testing method of semiconductor integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP50060719A JPS51135402A (en) 1975-05-20 1975-05-20 Testing method of semiconductor integrated circuit

Publications (2)

Publication Number Publication Date
JPS51135402A true JPS51135402A (en) 1976-11-24
JPS552103B2 JPS552103B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1980-01-18

Family

ID=13150361

Family Applications (1)

Application Number Title Priority Date Filing Date
JP50060719A Granted JPS51135402A (en) 1975-05-20 1975-05-20 Testing method of semiconductor integrated circuit

Country Status (1)

Country Link
JP (1) JPS51135402A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Also Published As

Publication number Publication date
JPS552103B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1980-01-18

Similar Documents

Publication Publication Date Title
IT1079559B (it) Apparecchiatura automatizzata per la fabbricazione di circuiti integrati
JPS51148362A (en) Semiconductor device and method of making the same
JPS51148384A (en) Semiconductor circuit
GB1558349A (en) Making semiconductor device
JPS5227302A (en) Station selecting device
GB1554273A (en) Semiconductor device manufacture
GB1557961A (en) Semiconductor circuits
JPS51129146A (en) Semiconductor circuit
SE7602551L (sv) Fergreglerkrets for tv-mottagare
GB1546817A (en) Superheterodyne receivers
JPS5216178A (en) Airtightness testing device
JPS51135402A (en) Testing method of semiconductor integrated circuit
IT1059604B (it) Procedimento per la fabbricazione di circuiti stampati con contatti passanti
JPS51129176A (en) Method of making semiconductor device
JPS5383472A (en) Semiconductor element
GB1553852A (en) Superheterodyne receivers
GB1557808A (en) Semiconductor device manufacture
JPS5219059A (en) Exclusive or circuit
JPS51126083A (en) Manufacturing method of semi-conductor equpment
JPS5227390A (en) Electrode wiring formation system of semiconductor device
CH611740A5 (en) Semiconductor circuit
JPS5235503A (en) Stop ring circuit for telephone bell ring
JPS51130188A (en) Signal detection equipment
JPS51113469A (en) Manufacturing method of semiconductor device
JPS5245274A (en) Method for inspection before perfection of transistor