JPH1174295A - Method for packaging electronic circuit - Google Patents

Method for packaging electronic circuit

Info

Publication number
JPH1174295A
JPH1174295A JP24744997A JP24744997A JPH1174295A JP H1174295 A JPH1174295 A JP H1174295A JP 24744997 A JP24744997 A JP 24744997A JP 24744997 A JP24744997 A JP 24744997A JP H1174295 A JPH1174295 A JP H1174295A
Authority
JP
Grant status
Application
Patent type
Prior art keywords
circuit
circuit board
resin
set
method
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP24744997A
Other languages
Japanese (ja)
Other versions
JP3859318B2 (en )
Inventor
Makoto Nagayama
誠 長山
Original Assignee
Citizen Electron Co Ltd
株式会社シチズン電子
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3025Electromagnetic shielding

Abstract

PROBLEM TO BE SOLVED: To provide a method for packaging electronic circuit which is suitable for reducing the size and thickness of a package and for increasing the number of electronic circuits to be packaged. SOLUTION: After the space in a molding frame 3 bonded to an integrated circuit board 1 mounted with circuit parts 2 is filled up with a resin 5, an integrated upper plate 12 is put on the frame 3 and the laminated body is diced along cutting lines 6. Since the resin 5 is held between the circuit board 1 and the upper plate 12, no warping occurs, and since the circuit components 2 are convered with the plate 12, the thickness of the resin 2 can be reduced to about the heights of the parts 2. A method in which the circuit board 1, the molding frame 3, and the upper plate 12 are bonded to each other in a box-like state and the resin 5 is injected into the space of the frame 3 or another method, in which plate 12 is put on the parts 2 and the peripheries of the plate, parts 2, and circuit board 1 are sealed with a tape and the resin 5 is injected into the space surrounded by the tape.

Description

【発明の詳細な説明】 DETAILED DESCRIPTION OF THE INVENTION

【0001】 [0001]

【発明の属する技術分野】本発明は、回路基板上にIC BACKGROUND OF THE INVENTION The present invention is, IC on the circuit board
チップを始めとする小型の電子回路部品を実装し、樹脂を注入して回路部品を樹脂中に埋設する電子回路モジュールのパッケージ方法に関する。 Implement small electronic circuit components including a chip, about the package method of the electronic circuit module circuit components by injecting resin embedded in the resin.

【0002】 [0002]

【従来の技術】回路基板に各種の回路部品を搭載して一定の機能を持つモジュールを構成する電子回路は、多様な種類のものが現れるとともに小型化が進み、電子機器に表面実装するのに適したものが普及しつつある。 Electronic circuit constituting a module with the Background of the Invention constant by mounting various circuit components on the circuit board function, miniaturization proceeds with appears that a variety of types, for surface mounting to the electronic apparatus those suitable are becoming widespread. このような小型回路のパッケージとして、図4に示すのは発明者らが従来から製造しているもので、寸法の一例を上げれば縦横10mm以下、高さ5mm以下程度である。 As a package of such a microcircuit, that shown in FIG. 4 by way inventors are manufactured conventionally, vertical and horizontal 10mm or less As an example of dimensions, of the order or less height 5 mm.
図4(A)のものはそのB−B断面を同図(B)に示すが、回路基板101にICチップ102やチップ抵抗、 Figure 4 ones (A) are shown in (B) the cross section B-B but, IC chip 102 and chip resistors on the circuit board 101,
チップ・コンデンサ等の回路部品103を実装し、回路基板101周辺の一部または全部にモールド枠104を接合し、その内側にエポキシ等の樹脂105を注入して回路部品を埋設し、金属のシールド・ケース106を取り付けたものである。 And mounting the circuit components 103 such as chip capacitors, joining the mold frame 104 to some or all of the peripheral circuit board 101, embedded circuit components by injecting resin 105 such as epoxy to the inner side, a metal shield case 106 in which the attached. シールド・ケース106に開けた窓107は、回路中の光電素子のための光の通路である。 Window 107 opened in the shield case 106 is a passage of light for the photoelectric elements in the circuit.

【0003】図4(C)も上記と同系統のパッケージで、そのD−D断面を同図(D)に示すが、回路基板1 [0003] FIG. 4 (C) in the package of the same strain, but shows the section D-D in FIG. 1 (D), the circuit board 1
01の両側に樹脂の乗ってない箇所108がある。 On either side of the 01 there are places 108 not riding resin. このパッケージにも金属のシールド・ケース106を取り付けてある。 Even in this package is attached a metal shield case 106.

【0004】上記のような電子回路の製造は、多数の電子回路となる領域を縦横に格子状に配置した集合回路基板を用いて、各領域に回路部品を実装し、樹脂を注入して硬化させた後これを切断して個々の電子回路に分割することにより能率よく行われる。 [0004] the manufacture of electronic circuits as described above, a region where a large number of electronic circuits using a set circuit board arranged in a lattice vertically and horizontally, and mounting the circuit components on each region, curing the resin injection to by cutting it after being performed better efficiency by dividing the individual electronic circuits. 図5にそのようなパッケージ方法の一例を示す。 Figure 5 shows an example of such a packaging method.

【0005】図5(A)にて、集合回路基板1には多数の電子回路となる領域が配置してあり、各領域にそれぞれ回路部品2をチップ・マウンタ等によって実装する。 [0005] In FIG. 5 (A), the set circuit board 1 are arranged a region where a large number of electronic circuits, implemented by each to each area circuit component 2 chip mounter or the like.
次に同図(B)にて、集合回路基板1の回路部品搭載面に樹脂成形品のモールド枠3をエポキシ系接着剤などで接合する。 Next in FIG. (B), joining the mold frame 3 of the resin molded article with an epoxy-based adhesive to the circuit component mounting face of the collective circuit board 1. モールド枠3には個々の回路領域に対応する多くの窓4が開けてあり、各領域の回路部品2はそれぞれこの窓の中に収まる。 The mold frame 3 be opened a number of windows 4 that correspond to each circuit region, the circuit components 2 of each region fit in the window, respectively. 次いで同図(C)のようにモールド枠3の各窓4に樹脂5を充填する。 Then filling the resin 5 into the window 4 of the mold frame 3 as shown in FIG. (C). そして樹脂5を硬化させた後、図5(D)のように各回路領域の境界線である切断線6に沿って全体を縦横に切断するダイシングを行う。 And after curing the resin 5, dicing to cut the whole vertically and horizontally along a line 6 which is a boundary line of each circuit region as in FIG. 5 (D). 切断した各部分が個々の電子回路7となり、 Each portion was cut individual electronic circuit 7, and the
必要に応じてシールド・ケースをつけて完成する。 Complete with a shield case, if necessary. これは図4(A)、(B)の電子回路に相当するものである。 This FIG. 4 (A), the corresponds to the electronic circuit (B).

【0006】図5のモールド枠3は窓4が格子状に設けてあるが、窓4を各行または各列で一つにつないで短冊形の窓にしたものを平行に配置してもよい。 [0006] While the mold frame 3 window 4 in FIG. 5 is provided in a grid pattern, may be arranged parallel to what was thin and long window connects to one window 4 in each row or column. その場合、 In that case,
図5(D)で切り離した電子回路7の平行な2辺にモールド枠が残り、他の2辺はモールド枠がなく樹脂の切断面となる。 Mold frame remains in two parallel sides of the electronic circuit 7 detached in FIG. 5 (D), the other two sides becomes a cut surface of the resin without the mold frame.

【0007】図6に、集合回路基板に回路部品を実装し樹脂をモールドした状態の断面図をいくつか示す。 [0007] FIG. 6 shows some of the cross-sectional view of a state in which mold the implemented resin circuit components to set the circuit board. 図6 Figure 6
(A)は図5のパッケージ方法のものである。 (A) shows a packaging method of FIG. 図6 Figure 6
(B)は、樹脂、レジスト材等で作ったモールド・リブ8を集合回路基板1に接合しておくもので、これは同図(A)のモールド枠3よりも高さが低く、樹脂の根元の部分で領域を定めている。 (B) is a resin, the mold ribs 8 made from resist material or the like intended to be joined to the collective circuit board 1, which is lower in height than the mold frame 3 in FIG (A), the resin defining an area in the base portion. このような背の低いモールド・リブ8は樹脂が硬化した後に剥して除去することがあり、その場合、電子回路は図4(C)のように基板上に樹脂のない部分108があるものとなる。 Lower mold ribs 8 Such Tall is be removed peel after the resin has cured, in which case the electronic circuit and those have a portion 108 without the resin on the substrate as shown in FIG. 4 (C) Become. 図6(C)ではモールド枠やリブを用いず、樹脂成形用の金型9によって樹脂をモールドする。 FIG 6 (C) in not using a mold frame and ribs, molding the resin by the mold 9 for resin molding. 回路部品の実装後、金型9を回路基板1に当接させ、各回路領域に対応するキャビティ10に樹脂5を注入して回路部品2を封入する。 After mounting of the circuit components, it is brought into contact with the mold 9 to the circuit board 1, to encapsulate the circuit components 2 by injecting resin 5 into the cavity 10 corresponding to each circuit region. この方法によるパッケージは完成品にモールド枠が残らず、 Package by this method does not remain mold frame to finished product,
図4(C)、(D)に相当するものとなる。 FIG. 4 (C), the it becomes equivalent to (D).

【0008】 [0008]

【発明が解決しようとする課題】上述の電子回路のパッケージ方法は次の点で改良の余地がある。 Packaging method of the above-mentioned electronic circuit [SUMMARY OF THE INVENTION] there is room for improvement in the following respects. すなわち、図6の断面図に見るように、これらはいずれも集合回路基板1の一方の面、すなわち部品の実装面だけに樹脂を乗せた構造であり、硬化に伴う樹脂の収縮などによって集合回路基板1に反りを生じる傾向がある。 That is, as seen in the sectional view of FIG. 6, these one surface of both the set circuit board 1, that is, a structure carrying the mounting surface only resin components, the set circuit or the like contraction of the resin caused by the curing tend to produce a warp in the substrate 1. 図6(A)、 FIG. 6 (A), the
図6(B)のようにモールド枠3やモールド・リブ8を集合回路基板1に接合したり、図6(C)のように金型9に壁11を設けて集合回路基板1に樹脂を充填しない部分を残すのは、基板の反りを押さえるためであるが、 Or joining the mold frame 3 and the mold rib 8 to set the circuit board 1 as shown in FIG. 6 (B), the resin to set the circuit board 1 by a wall 11 provided in the mold 9 as shown in FIG. 6 (C) leave the portion not filled, although order to suppress warpage of the substrate,
モールド枠や樹脂のない部分が集合回路基板上で一定の面積を占めるから、製品の小型化や多数個取りによる取り個数を制限する要因となる。 Since no part of the mold frame and the resin occupies a certain area of ​​a set circuit board, the factor limiting the number taken by miniaturization and multi-piece product. しかし、みだりにモールド枠や樹脂のない部分を省くと基板の反りを招く。 However, leading to warpage of the substrate when vain omitted portion without the mold frame and the resin.

【0009】また、樹脂の引けや高さのばらつきによって回路部品が露出することを防ぎ、回路部品を樹脂中で確実に保護するために、回路部品の高さに対し樹脂の厚さに多少の余裕を設けねばならず、製品の薄型化が制限される。 Further, it prevents exposure of the circuit components due to variations in resin shrinkage and height, the circuit components in order to reliably protect in the resin, relative to the height of the circuit component of the resin thickness of less not must be provided with a margin, thinning of the product is limited. 本発明はこれらの問題を解決して、小型、薄型化や多数個取りによる取り個数の増量に適する電子回路のパッケージ方法を提供するものである。 The present invention is to solve these problems, there is provided a small, a method of packaging an electronic circuit suitable for increasing the number taken by thickness and multi-cavity.

【0010】 [0010]

【課題を解決するための手段】本発明の電子回路のパッケージ方法は、回路部品を実装した回路基板を上板で覆い、回路基板と上板の間に封止用の樹脂を充填し硬化させて全体を一体化するものである。 Packaging method of an electronic circuit of the present invention SUMMARY OF] is whole circuit board mounted with circuit components covered with the top plate, is filled with resin for sealing the circuit board and the upper plates cured it is intended to integrate. すなわち、回路基板と上板が回路部品を封入した樹脂層をサンドイッチ状に挟持するから、これまでのように回路基板の片面側だけに樹脂があるものと違って、回路基板の反りが確実に防がれる。 That is, a resin layer circuit board and the upper plate was sealed circuit components from sandwich to sandwich, which until only one side of the circuit board in contrast to that there is a resin as, to ensure the warp of the circuit board It is prevented.

【0011】具体的方法として、切り離して多数の回路基板にするための集合回路基板の各回路領域に、それぞれ回路部品を実装し、集合回路基板の周囲に額縁状のモールド枠を接着してモールド枠内に樹脂を注入し、集合回路基板と同程度の大きさの集合上板を載せて樹脂を硬化させ全体を接合する。 [0011] As a specific method, the circuit region of the set circuit board for a large number of circuit board separately, respectively mounting the circuit components, to bond the frame-shaped mold frame around the collective circuit board mold the resin was injected into the frame to join the whole resin is cured by placing the set upper plate of the same order of magnitude as the collective circuit board. そして各回路領域を区分する切断線に沿ってダイシングすることにより電子回路のパッケージを得るのである。 And get package of the electronic circuit by dicing along a cutting line for dividing the respective circuit areas.

【0012】別の方法として、集合回路基板に接着するモールド枠として、3辺が閉じて1辺が開いているもの、あるいは1辺の一部に途切れた箇所を設けたものを集合回路基板に接着し、この上に集合上板を接着して箱状にし、モールド枠の途切れた部分である注入口から樹脂を注入して硬化させ、各回路領域を区分する切断線に沿ってダイシングする。 [0012] Alternatively, as a mold frame that adheres to the collective circuit board, those three sides are one side is opened closed, or to a set circuit board which is provided a portion where discontinuity in a part of one side adhered, to the box-like by bonding a set top plate thereon, by injecting resin from the injection port is interrupted portions of the mold frame and cured, diced along cutting lines for partitioning each circuit area.

【0013】さらに別の方法では、集合回路基板に実装した回路部品に集合上板を当接させて乗せる。 [0013] In yet another method, put by abutting a set top plate to the circuit component mounted to the set circuit board. つまり回路部品のうちもっとも背の高いものを集合回路基板と集合上板の間隔を決めるスペーサに用いる。 That used in the spacer for determining the distance between the collective circuit board and set the upper most higher Tall of the circuit components. このように集合回路基板と集合上板を重ねておいて、周囲を封止テープで封止する。 Thus keep overlapping a set circuit board as a set top plate, sealing the periphery with a sealing tape. ただし周囲を全部ふさがず、一部、樹脂の注入口として開けておく。 However not closed all around, some, previously opened as an injection port of the resin. そして注入口から樹脂を注入して硬化させ、各回路領域を区分する切断線に沿ってダイシングする。 And from the injection port of the resin injected and cured, diced along cutting lines for partitioning each circuit area.

【0014】上板には絶縁材を用いるなり、あるいは回路部品の表面が十分に絶縁されていて短絡の恐れがないならば、金属板を用いるなりする。 [0014] Nari the top plate of an insulating material, or if there is no risk of short circuit is sufficiently insulating surface of the circuit component, to Nari using a metal plate. 絶縁塗装した金属板を用いたり、絶縁材の上板に金属層を重ねるなりしてもよく、このように金属板や金属層を設けることにより遮蔽機能が得られ、従来のようなシールド・ケースを用いなくとも信頼性が保たれる。 Or an insulating painted metal plate, may be Nari stacking metal layer to the upper plate of insulating material, the shielding function can be obtained by providing such a metal plate or a metal layer, a conventional shield case as reliability can be maintained without using the.

【0015】 [0015]

【発明の実施の形態】以下、図面に基づいて本発明の実施形態を説明する。 BEST MODE FOR CARRYING OUT THE INVENTION Hereinafter, an embodiment of the present invention with reference to the accompanying drawings. 図1は、本発明による電子回路のパッケージ方法の第1の実施形態を示す。 Figure 1 shows a first embodiment of the packaging method of an electronic circuit according to the invention. 図1(A)にて、1は集合回路基板で個々の電子回路の基板となる領域を多数含んでおり、チップ・マウンタによって各領域にそれぞれ回路部品2を実装する。 1 at (A), 1 is includes a number of areas where the substrate of each of the electronic circuits of a set circuit board, respectively mounting the circuit component 2 to each area by chip mounter. 3は樹脂製のモールド枠で額縁状であり、これを接着剤で集合回路基板1に接着する。 3 is a frame shape made of resin molded frame, to adhere to the collective circuit board 1 with an adhesive thereto. 次に同図(B)にて、モールド枠3の内側に樹脂5を注入して回路部品を樹脂5中に封入する。 Next in FIG. (B), the circuit components are sealed in the resin 5 by injecting resin 5 inside the mold frame 3. 次に同図(C)にて、接着剤で集合上板12をモールド枠3 Next in FIG. (C), the mold frame 3 a set top plate 12 with an adhesive
上に接着し、樹脂5を硬化させて集合回路基板1、モールド枠3および集合上板12の全体を接合する。 Bonded on a set circuit board 1 by curing the resin 5 to join the entire mold frame 3 and set the upper plate 12. これを同図(D)に示すように各回路領域の境界線である切断線6に沿ってダイシングすれば、1枚の集合回路基板1 If diced along the cutting line 6 which is a boundary line of each circuit region to indicate this in FIG. 1 (D), of one collective circuit board 1
からパッケージされた電子回路7が多数個取りされる。 Electronic circuit 7, which is the package from is multi-piece.
モールド枠3は厚さが回路部品の中で最も背の高いものと同じかそれよりやや厚い程度であればよい。 Mold frame 3 may be a degree slightly larger or equal than the most those tall in the circuit component thickness.

【0016】図2は本発明の第2の実施形態である。 [0016] FIG. 2 is a second embodiment of the present invention. まず、同図(A)のように回路部品2を実装した集合回路基板1、モールド枠3、それから集合上板12を接着剤で一体に接合する。 First, joining together collective circuit board 1 mounted with the circuit components 2 as shown in FIG (A), the mold frame 3, then the set top plate 12 with an adhesive. この実施形態ではモールド枠3は4 Mold frame 3 in this embodiment 4
辺が閉じたものでなく、1辺がなくて開口しているものを用いる。 Not that side is closed, use one one side is opening without. 図2(B)の左側はこうして箱型に接合したものを立てた様子で、モールド枠3が上辺で開口している箇所は樹脂の注入口13となる。 In state left thus erected those bonded to a box-type of FIG. 2 (B), portions of the mold frame 3 is open at the upper side is an inlet 13 of the resin. モールド枠3は一辺を全部除くのでなく、同図の右側のもののように、上辺の一部に途切れた箇所を設けて注入口13にしてもよい。 Mold frame 3 is not the exclusion all side, so that those on the right side in the figure, may be the inlet 13 provided with a portion where discontinuity in a part of the upper side. 同図(C)のように注入口13から樹脂5を注入して箱の内部を充填する。 Filling the interior of the box by injecting resin 5 from the injection port 13 as shown in FIG. (C). 樹脂5を硬化させて切断線6に沿ってダイシングすれば、多数の電子回路パッケージが得られる。 If diced along the cutting line 6 by curing the resin 5, a number of electronic circuit packages is obtained.

【0017】図3は本発明の第3の実施形態で、この方法では先の二つの実施形態のようにモールド枠を用いることをしない。 [0017] Figure 3 is a third embodiment of the present invention, not the use of the mold frame as in the previous two embodiments in this way. 同図(A)にて、集合回路基板1に実装した回路部品2の上に集合上板12を重ねる。 In FIG (A), overlapping set top plate 12 on the circuit components 2 mounted on the collective circuit board 1. これを側面から見た状態を同図(A′)に示すが、集合上板12 A state seen this from the side is shown in FIG (A '), a set top plate 12
は下面が回路部品2のうち一番背の高いものに接して乗っており、回路部品2を集合回路基板1と集合上板12 The lower surface rests against those tall most of the circuit components 2, set the circuit components 2 and the collective circuit board 1 top plate 12
の間隔を決めるスペーサに使っているのである。 Is you are using the spacer to determine the interval. ワイヤ・ボンディングしたICチップはスペーサに適しないが、通常、電子回路はこれよりも背の高い回路部品を含んでいる。 Wire bonding the IC chip is not suitable for the spacer but usually electronic circuit includes a tall circuit components than this. 次にこのように重ねた集合回路基板1と集合上板12の周囲を、図3(B)に示すように注入口13 Then the periphery of the collective circuit board 1 and the set upper plate 12 overlaid as this, injected as shown in FIG. 3 (B) port 13
を残して粘着性テープ等の封止テープ14で封止する。 Sealed with a sealing tape 14, such as adhesive tape to leave.
同図(C)のように注入口13から樹脂5を注入して内部を充填し、樹脂5を硬化させて封止テープ14を剥し、切断線6に沿ってダイシングする。 Filling the interior by injecting the resin 5 from the injection port 13 as shown in FIG. (C), peeled off sealing tape 14 to cure the resin 5 is diced along cutting lines 6.

【0018】集合上板12は、絶縁材であれば短絡を起こしたりせずに下面を回路部品2に当接させることができる。 The set top plate 12 can abut the lower surface to the circuit component 2 without or cause a short circuit if the insulating material. 製品の薄型化のため、強度の許す範囲で極力薄手の材料(例えば0.1mm前後)を用いる。 For thinner products, the extent permitted by strength using as much as possible thin material (e.g. 0.1mm so). モジュールの機能によってはフォト・トランジスタ、フォト・ダイオード、LED等の受光、発光の光電素子を含むから、 Phototransistor Depending on the capabilities of the module, the photo diode, the light receiving of the LED or the like, because including a photoelectric element emitting,
その場合は集合上板12は光を通すことが必要で、光の強度に応じて透明または半透明の樹脂材料等を用いる。 In that case the set top plate 12 is necessary to transmit light, a transparent or semi-transparent resin material or the like in accordance with the intensity of the light.
しかし他方に遮光を要する回路部品があるなら、その箇所は集合上板12にマスク印刷などを施しておく。 But if there is a circuit component that requires the other to shading, that portion is kept subjected to such mask printing to the set top plate 12.

【0019】回路部品2の表面が十分に絶縁性であれば集合上板12を金属板にでき、金属上板からはシールド作用が得られる。 [0019] If the surface of the circuit component 2 is sufficiently insulative be a set top plate 12 to the metal plate, the shield effect is obtained from a metal top plate. シールド作用の安定のために金属の上板を回路基板の接地パターンに接続するには、例えば接地パターン上に接地用のばね片や導電エラストマ等を置いて上板の下面に当接させるなどの構造を取ることができる。 To connect to a ground pattern of the circuit board a metal top plate for stabilizing the shield effect, for example, such as to abut against the lower surface of the upper plate at a spring piece and a conductive elastomer or the like for grounding on the ground pattern structure can take. 金属上板は、シールド作用以外にも遮光性や放熱性に優れるという利点がある。 Metal top plate has the advantage that excellent in light shielding property and heat radiation in addition to shielding effects. 金属上板の下面を絶縁塗装などして回路部品に当接させてもよい。 The lower surface of the metal upper plate may be brought into contact with the circuit components by an insulating coating. 金属上板を接地するには、下面の絶縁被覆を一部省き、ここに前記の接地用ばね片等が当接するようにする。 To ground the metal upper plate is omitted part lower surface of the insulating coating, the grounding spring pieces like the is into contact here.

【0020】以上、本発明の実施形態をいくつか示したが、これらで見たようなモールド枠3や封止テープ14 [0020] Although the embodiments of the present invention showed some mold frame 3, as seen in these and the sealing tape 14
を使わず、治具や取り付け具を用いて本発明の方法を行うこともできる。 The without, it is also possible to carry out the process of the present invention using a jig or fixture. 詳細は省くが、例えば図1の方法の場合、集合回路基板1の周囲に樹脂注入のための壁を設けるのにモールド枠3を接合するのでなく、周囲に壁のある箱状の治具の中に集合回路基板1を置いて樹脂を注入し、集合上板12を乗せる方法でもよい。 Without going into details, for example, in the case of the method of FIG. 1, not to join the mold frame 3 to provide a wall for the resin injected into the periphery of the collective circuit board 1, the box-shaped jig having the wall around the resin is injected at a set circuit board 1 in, or a method of putting a set top plate 12. あるいは図2 Or FIG. 2
や図3の方法の場合、上方が開いた「コ」の字型の治具に集合回路基板1と集合上板12を取り付けることによって周辺の3方をふさぎ、開口部から樹脂を注入、硬化させてもよい。 And the case of the method of FIG. 3, upward block the 3-way around by attaching a set to shaped jig circuit board 1 and the set top plate 12 of the "U" open, injecting resin from the opening, curing it may be. 治具の幅を増せば1個の治具に集合回路基板1と集合上板12を何組も平行に取り付けられるから、能率よく回路のパッケージを行える。 Since it mounted Invite Maze width jig one jig a set circuit board 1 and the set top plate 12 parallel nothing set, perform the efficiently circuit package. このような方法も本発明の範囲内である。 Such methods are within the scope of the present invention.

【0021】 [0021]

【発明の効果】本発明による電子回路のパッケージ方法によれば、樹脂が回路基板と上板で挟まれているので、 According to method of packaging an electronic circuit according to the present invention, the resin is sandwiched by the circuit board and the upper plate,
電子回路を多数個取りする面積の大きな集合回路基板を用いる製造方法において基板の反りを防ぐことができ、 It is possible to prevent warpage of the substrate in the manufacturing method using a large set circuit board area of ​​a large number of electronic circuit-cavity,
加工精度や歩留まりが向上する。 Processing accuracy and yield is improved. ダイシングして完成した電子回路は周囲が樹脂面であってモールド枠を含まず、樹脂の乗ってない基板領域もないから製品の面積を小さくでき、1枚の集合回路基板からの電子回路の取り個数が増えて製造コストが下がる。 Electronic circuit completed by dicing is free of mold frame a surrounding resin surface, because there is no substrate areas not riding resin can reduce the area of ​​the product, taken in the electronic circuit from one set circuit board the number is increased by the production cost is reduced. 電子回路が上板で保護されているので、従来使えなかったような柔らかい樹脂を使うことが可能になって生産性が上がり、また、電子回路の用途や雰囲気に応じて最適の樹脂を選ぶことができて製品の信頼性が高まる。 Since the electronic circuit is protected by a top plate, it made it possible to use a soft resin as was used prior increases productivity, also possible to choose the best of resin depending on the application and feel of the electronic circuit the reliability of the product increases made. 回路基板と上板の間隔はモールド枠や回路部品をスペーサにして定まるから、製品の高さのばらつきがなくなりパッケージの厚さを薄くできる。 Since the distance between the circuit board and the top plate is determined by the mold frame and the circuit component to the spacer, it can reduce the thickness of the eliminated variations in the product height package. 更に、製品の上面がフラットな上板で構成されているためマウンターによるマウントを確実にすることができる。 Furthermore, the upper surface of the product can ensure mounting by the mounter because it is constituted by a flat upper plate. 従って、電子機器への実装が容易になる。 Therefore, to facilitate the implementation of the electronic equipment. このように本発明の電子回路のパッケージ方法は電子回路の生産性の向上と小型化、薄型化を可能にし、ひいてはこのような回路を用いた電子機器の低廉化、小型化に寄与する。 Thus packaging method of an electronic circuit of the present invention is improved and the size reduction of the productivity of the electronic circuit, enables thinner and thus cost reduction of an electronic apparatus using such a circuit, which contributes to miniaturization.

【図面の簡単な説明】 BRIEF DESCRIPTION OF THE DRAWINGS

【図1】本発明の電子回路のパッケージ方法の一実施形態の手順を示す斜視図である。 1 is a perspective view showing the procedure of an embodiment of a method of packaging an electronic circuit of the present invention.

【図2】本発明の電子回路のパッケージ方法の別の実施形態の手順を示す斜視図である。 Is a perspective view showing the procedure of another embodiment of a method of packaging an electronic circuit of the invention; FIG.

【図3】本発明の電子回路のパッケージ方法のさらに別の実施形態の手順を示す斜視図である。 3 is a perspective view showing still procedure of another embodiment of a method of packaging an electronic circuit of the present invention.

【図4】従来の電子回路のパッケージで、図(A)、 [4] In the conventional electronic circuit package, Fig. (A),
(C)はそれぞれ外観図、図(B)、(D)はそれぞれ図(A)、(C)のB−B断面図、D−D断面図である。 (C), respectively an external view, Figure (B), (D), respectively showing (A), a B-B sectional view, D-D cross-sectional view of (C).

【図5】従来の電子回路のパッケージ方法の手順を示す斜視図である。 5 is a perspective view showing a procedure of a method of packaging conventional electronic circuits.

【図6】従来の電子回路のパッケージ方法において、回路部品を実装した集合回路基板に樹脂をモールドした状態を示す断面図である。 [6] In packaging method of a conventional electronic circuit is a sectional view showing a state in which the molding resin to set the circuit board mounted with circuit components.

【符号の説明】 DESCRIPTION OF SYMBOLS

1 集合回路基板 2、103 回路部品 3、104 モールド枠 5、105 樹脂 6 切断線 7 電子回路 8 モールド・リブ 9 金型 12 集合上板 13 注入口 14 封止テープ 101 回路基板 102 ICチップ 106 シールド・ケース 1 set circuit board 2,103 CC 3,104 mold frame 5,105 resin 6 cut line 7 electronics 8 mold ribs 9 die 12 set the upper plate 13 injection port 14 sealing tape 101 circuit board 102 IC chip 106 shields ·Case

Claims (5)

    【特許請求の範囲】 [The claims]
  1. 【請求項1】 集合回路基板に設けた複数の回路領域にそれぞれ回路部品を実装し、集合回路基板の周辺を壁で囲んでその内側に樹脂を注入し、その上に集合上板を乗せて樹脂を硬化させ集合回路基板と樹脂層と集合上板を一体化した後、これを各回路領域別に切断することにより回路部品を樹脂に封入して回路基板と上板で挟持した構造を得る電子回路のパッケージ方法。 1. A implements each circuit component in a plurality of circuit region provided in the collective circuit board, the resin is injected into the inside surrounding the periphery of the collective circuit board on the wall, put the set top plate thereon after integrating the collective circuit board and the resin layer and the set top plate to cure the resin, electrons provide the structure is sandwiched between the circuit board and the upper plate by sealing the circuit components on the resin by cutting it for each circuit region packaging method of circuit.
  2. 【請求項2】 請求項1に記載の電子回路のパッケージ方法において、集合回路基板の周辺を囲む壁は、集合回路基板に額縁状のモールド枠を接着して設ける電子回路のパッケージ方法。 2. A method of packaging an electronic circuit according to claim 1, wall surrounding the periphery of the collective circuit board, method of packaging an electronic circuit which is provided by bonding the frame-shaped mold frame to set the circuit board.
  3. 【請求項3】 集合回路基板に設けた複数の回路領域にそれぞれ回路部品を実装し、回路部品に当接または僅かの間隔をおいて集合上板を配置し、集合回路基板と集合上板の周囲を樹脂の注入口を残して封止し、注入口から樹脂を注入し硬化させて集合回路基板と樹脂層と集合上板を一体化した後、これを各回路領域別に切断することにより回路部品を樹脂中に封入して回路基板と上板で挟持した構造を得る電子回路のパッケージ方法。 3. Implement each circuit component in a plurality of circuit region provided in the collective circuit board, to place the set top plate at intervals of the contact or slightly circuit components, the set circuit board and set the upper plate the periphery is sealed, leaving the inlet of the resin, the resin injected is cured from injection port after integrating the set upper and collective circuit board and the resin layer, the circuit by cutting it for each circuit region packaging method of an electronic circuit for obtaining a structure that is sandwiched between the circuit board and the upper plate was sealed in the resin components.
  4. 【請求項4】 請求項3に記載の電子回路のパッケージ方法において、集合回路基板と集合上板の周囲の封止は、両者の間に注入口を設けたモールド枠を挟んで接合することによる電子回路のパッケージ方法。 4. A method of packaging an electronic circuit according to claim 3, the sealing of the periphery of the collective circuit board and set the upper plate is by joining across the mold frame provided with an inlet between the two package method of the electronic circuit.
  5. 【請求項5】 請求項3に記載の電子回路のパッケージ方法において、集合回路基板と集合上板の周囲の封止は、集合上板を回路部品に当接させて集合回路基板と集合上板の間隔を定め、注入口を残してテープ材で周囲を封止することによる電子回路のパッケージ方法。 5. A method of packaging an electronic circuit according to claim 3, the sealing of the periphery of the collective circuit board and set the upper plate is a set circuit board and set the upper plate is abutted against a set top plate to the circuit components defining a distance, the package method of the electronic circuits by sealing the periphery with tape material leaving the inlet.
JP24744997A 1997-08-29 1997-08-29 Package method of the electronic circuit Expired - Lifetime JP3859318B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP24744997A JP3859318B2 (en) 1997-08-29 1997-08-29 Package method of the electronic circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24744997A JP3859318B2 (en) 1997-08-29 1997-08-29 Package method of the electronic circuit

Publications (2)

Publication Number Publication Date
JPH1174295A true true JPH1174295A (en) 1999-03-16
JP3859318B2 JP3859318B2 (en) 2006-12-20

Family

ID=17163617

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24744997A Expired - Lifetime JP3859318B2 (en) 1997-08-29 1997-08-29 Package method of the electronic circuit

Country Status (1)

Country Link
JP (1) JP3859318B2 (en)

Cited By (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1143508A2 (en) * 2000-03-23 2001-10-10 Infineon Technologies AG Apparatus for packaging electronic components
EP1120823A3 (en) * 2000-01-28 2004-01-02 NEC Compound Semiconductor Devices, Ltd. Semiconductor device substrate and method of manufacturing semiconductor device
JP2008519467A (en) * 2004-11-03 2008-06-05 テッセラ,インコーポレイテッド Improvement of the laminated packaging
JP2010010252A (en) * 2008-06-25 2010-01-14 Kyoritsu Kagaku Sangyo Kk Resin structure and method of manufacturing resin structure
US8836136B2 (en) 2011-10-17 2014-09-16 Invensas Corporation Package-on-package assembly with wire bond vias
US8835228B2 (en) 2012-05-22 2014-09-16 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
US8878353B2 (en) 2012-12-20 2014-11-04 Invensas Corporation Structure for microelectronic packaging with bond elements to encapsulation surface
US8883563B1 (en) 2013-07-15 2014-11-11 Invensas Corporation Fabrication of microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation
US8907466B2 (en) 2010-07-19 2014-12-09 Tessera, Inc. Stackable molded microelectronic packages
US8957527B2 (en) 2010-11-15 2015-02-17 Tessera, Inc. Microelectronic package with terminals on dielectric mass
US8975738B2 (en) 2012-11-12 2015-03-10 Invensas Corporation Structure for microelectronic packaging with terminals on dielectric mass
JP2015076604A (en) * 2013-10-10 2015-04-20 サムソン エレクトロ−メカニックス カンパニーリミテッド. Frame reinforcement material for semiconductor package, and method of manufacturing semiconductor package using the same
US9023691B2 (en) 2013-07-15 2015-05-05 Invensas Corporation Microelectronic assemblies with stack terminals coupled by connectors extending through encapsulation
US9034696B2 (en) 2013-07-15 2015-05-19 Invensas Corporation Microelectronic assemblies having reinforcing collars on connectors extending through encapsulation
US9082753B2 (en) 2013-11-12 2015-07-14 Invensas Corporation Severing bond wire by kinking and twisting
US9087815B2 (en) 2013-11-12 2015-07-21 Invensas Corporation Off substrate kinking of bond wire
US9093435B2 (en) 2011-05-03 2015-07-28 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
US9159708B2 (en) 2010-07-19 2015-10-13 Tessera, Inc. Stackable molded microelectronic packages with area array unit connectors
US9214454B2 (en) 2014-03-31 2015-12-15 Invensas Corporation Batch process fabrication of package-on-package microelectronic assemblies
US9218988B2 (en) 2005-12-23 2015-12-22 Tessera, Inc. Microelectronic packages and methods therefor
US9224717B2 (en) 2011-05-03 2015-12-29 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
US9324681B2 (en) 2010-12-13 2016-04-26 Tessera, Inc. Pin attachment
US9349706B2 (en) 2012-02-24 2016-05-24 Invensas Corporation Method for package-on-package assembly with wire bonds to encapsulation surface
US9391008B2 (en) 2012-07-31 2016-07-12 Invensas Corporation Reconstituted wafer-level package DRAM
US9412714B2 (en) 2014-05-30 2016-08-09 Invensas Corporation Wire bond support structure and microelectronic package including wire bonds therefrom
US9502390B2 (en) 2012-08-03 2016-11-22 Invensas Corporation BVA interposer
US9583411B2 (en) 2014-01-17 2017-02-28 Invensas Corporation Fine pitch BVA using reconstituted wafer with area array accessible for testing
US9601454B2 (en) 2013-02-01 2017-03-21 Invensas Corporation Method of forming a component having wire bonds and a stiffening layer
US9646917B2 (en) 2014-05-29 2017-05-09 Invensas Corporation Low CTE component with wire bond interconnects
US9659848B1 (en) 2015-11-18 2017-05-23 Invensas Corporation Stiffened wires for offset BVA
US9685365B2 (en) 2013-08-08 2017-06-20 Invensas Corporation Method of forming a wire bond having a free end
US9691679B2 (en) 2012-02-24 2017-06-27 Invensas Corporation Method for package-on-package assembly with wire bonds to encapsulation surface
US9728527B2 (en) 2013-11-22 2017-08-08 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US9735084B2 (en) 2014-12-11 2017-08-15 Invensas Corporation Bond via array for thermal conductivity
US9761554B2 (en) 2015-05-07 2017-09-12 Invensas Corporation Ball bonding metal wire bond wires to metal pads
US9812402B2 (en) 2015-10-12 2017-11-07 Invensas Corporation Wire bond wires for interference shielding
US9842745B2 (en) 2012-02-17 2017-12-12 Invensas Corporation Heat spreading substrate with embedded interconnects
US9852969B2 (en) 2013-11-22 2017-12-26 Invensas Corporation Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects
US9888579B2 (en) 2015-03-05 2018-02-06 Invensas Corporation Pressing of wire bond wire tips to provide bent-over tips
US9911718B2 (en) 2015-11-17 2018-03-06 Invensas Corporation ‘RDL-First’ packaged microelectronic device for a package-on-package device
US9935075B2 (en) 2016-07-29 2018-04-03 Invensas Corporation Wire bonding method and apparatus for electromagnetic interference shielding
US9941182B2 (en) 2013-06-21 2018-04-10 Denso Corporation Electronic device and method for manufacturing same
US9984992B2 (en) 2015-12-30 2018-05-29 Invensas Corporation Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces
US10008469B2 (en) 2015-04-30 2018-06-26 Invensas Corporation Wafer-level packaging using wire bond wires in place of a redistribution layer
US10008477B2 (en) 2013-09-16 2018-06-26 Invensas Corporation Microelectronic element with bond elements to encapsulation surface
US10026717B2 (en) 2013-11-22 2018-07-17 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US10032647B2 (en) 2017-05-05 2018-07-24 Invensas Corporation Low CTE component with wire bond interconnects

Cited By (70)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1120823A3 (en) * 2000-01-28 2004-01-02 NEC Compound Semiconductor Devices, Ltd. Semiconductor device substrate and method of manufacturing semiconductor device
EP1143508A2 (en) * 2000-03-23 2001-10-10 Infineon Technologies AG Apparatus for packaging electronic components
EP1143508A3 (en) * 2000-03-23 2004-06-23 Infineon Technologies AG Apparatus for packaging electronic components
JP2008519467A (en) * 2004-11-03 2008-06-05 テッセラ,インコーポレイテッド Improvement of the laminated packaging
US9153562B2 (en) 2004-11-03 2015-10-06 Tessera, Inc. Stacked packaging improvements
US8927337B2 (en) 2004-11-03 2015-01-06 Tessera, Inc. Stacked packaging improvements
US9570416B2 (en) 2004-11-03 2017-02-14 Tessera, Inc. Stacked packaging improvements
US9984901B2 (en) 2005-12-23 2018-05-29 Tessera, Inc. Method for making a microelectronic assembly having conductive elements
US9218988B2 (en) 2005-12-23 2015-12-22 Tessera, Inc. Microelectronic packages and methods therefor
JP2010010252A (en) * 2008-06-25 2010-01-14 Kyoritsu Kagaku Sangyo Kk Resin structure and method of manufacturing resin structure
US8907466B2 (en) 2010-07-19 2014-12-09 Tessera, Inc. Stackable molded microelectronic packages
US9123664B2 (en) 2010-07-19 2015-09-01 Tessera, Inc. Stackable molded microelectronic packages
US9553076B2 (en) 2010-07-19 2017-01-24 Tessera, Inc. Stackable molded microelectronic packages with area array unit connectors
US9570382B2 (en) 2010-07-19 2017-02-14 Tessera, Inc. Stackable molded microelectronic packages
US9159708B2 (en) 2010-07-19 2015-10-13 Tessera, Inc. Stackable molded microelectronic packages with area array unit connectors
US8957527B2 (en) 2010-11-15 2015-02-17 Tessera, Inc. Microelectronic package with terminals on dielectric mass
US9324681B2 (en) 2010-12-13 2016-04-26 Tessera, Inc. Pin attachment
US9224717B2 (en) 2011-05-03 2015-12-29 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
US9691731B2 (en) 2011-05-03 2017-06-27 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
US9093435B2 (en) 2011-05-03 2015-07-28 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
US9761558B2 (en) 2011-10-17 2017-09-12 Invensas Corporation Package-on-package assembly with wire bond vias
US9105483B2 (en) 2011-10-17 2015-08-11 Invensas Corporation Package-on-package assembly with wire bond vias
US8836136B2 (en) 2011-10-17 2014-09-16 Invensas Corporation Package-on-package assembly with wire bond vias
US9252122B2 (en) 2011-10-17 2016-02-02 Invensas Corporation Package-on-package assembly with wire bond vias
US9041227B2 (en) 2011-10-17 2015-05-26 Invensas Corporation Package-on-package assembly with wire bond vias
US9842745B2 (en) 2012-02-17 2017-12-12 Invensas Corporation Heat spreading substrate with embedded interconnects
US9349706B2 (en) 2012-02-24 2016-05-24 Invensas Corporation Method for package-on-package assembly with wire bonds to encapsulation surface
US9691679B2 (en) 2012-02-24 2017-06-27 Invensas Corporation Method for package-on-package assembly with wire bonds to encapsulation surface
US9953914B2 (en) 2012-05-22 2018-04-24 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
US8835228B2 (en) 2012-05-22 2014-09-16 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
US9391008B2 (en) 2012-07-31 2016-07-12 Invensas Corporation Reconstituted wafer-level package DRAM
US9917073B2 (en) 2012-07-31 2018-03-13 Invensas Corporation Reconstituted wafer-level package dram with conductive interconnects formed in encapsulant at periphery of the package
US9502390B2 (en) 2012-08-03 2016-11-22 Invensas Corporation BVA interposer
US8975738B2 (en) 2012-11-12 2015-03-10 Invensas Corporation Structure for microelectronic packaging with terminals on dielectric mass
US9095074B2 (en) 2012-12-20 2015-07-28 Invensas Corporation Structure for microelectronic packaging with bond elements to encapsulation surface
US8878353B2 (en) 2012-12-20 2014-11-04 Invensas Corporation Structure for microelectronic packaging with bond elements to encapsulation surface
US9615456B2 (en) 2012-12-20 2017-04-04 Invensas Corporation Microelectronic assembly for microelectronic packaging with bond elements to encapsulation surface
US9601454B2 (en) 2013-02-01 2017-03-21 Invensas Corporation Method of forming a component having wire bonds and a stiffening layer
US9941182B2 (en) 2013-06-21 2018-04-10 Denso Corporation Electronic device and method for manufacturing same
US9023691B2 (en) 2013-07-15 2015-05-05 Invensas Corporation Microelectronic assemblies with stack terminals coupled by connectors extending through encapsulation
US9633979B2 (en) 2013-07-15 2017-04-25 Invensas Corporation Microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation
US8883563B1 (en) 2013-07-15 2014-11-11 Invensas Corporation Fabrication of microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation
US9034696B2 (en) 2013-07-15 2015-05-19 Invensas Corporation Microelectronic assemblies having reinforcing collars on connectors extending through encapsulation
US9685365B2 (en) 2013-08-08 2017-06-20 Invensas Corporation Method of forming a wire bond having a free end
US10008477B2 (en) 2013-09-16 2018-06-26 Invensas Corporation Microelectronic element with bond elements to encapsulation surface
JP2015076604A (en) * 2013-10-10 2015-04-20 サムソン エレクトロ−メカニックス カンパニーリミテッド. Frame reinforcement material for semiconductor package, and method of manufacturing semiconductor package using the same
US9893033B2 (en) 2013-11-12 2018-02-13 Invensas Corporation Off substrate kinking of bond wire
US9087815B2 (en) 2013-11-12 2015-07-21 Invensas Corporation Off substrate kinking of bond wire
US9082753B2 (en) 2013-11-12 2015-07-14 Invensas Corporation Severing bond wire by kinking and twisting
US9852969B2 (en) 2013-11-22 2017-12-26 Invensas Corporation Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects
US10026717B2 (en) 2013-11-22 2018-07-17 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US9728527B2 (en) 2013-11-22 2017-08-08 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US9583411B2 (en) 2014-01-17 2017-02-28 Invensas Corporation Fine pitch BVA using reconstituted wafer with area array accessible for testing
US9837330B2 (en) 2014-01-17 2017-12-05 Invensas Corporation Fine pitch BVA using reconstituted wafer with area array accessible for testing
US9356006B2 (en) 2014-03-31 2016-05-31 Invensas Corporation Batch process fabrication of package-on-package microelectronic assemblies
US9812433B2 (en) 2014-03-31 2017-11-07 Invensas Corporation Batch process fabrication of package-on-package microelectronic assemblies
US9214454B2 (en) 2014-03-31 2015-12-15 Invensas Corporation Batch process fabrication of package-on-package microelectronic assemblies
US9646917B2 (en) 2014-05-29 2017-05-09 Invensas Corporation Low CTE component with wire bond interconnects
US9412714B2 (en) 2014-05-30 2016-08-09 Invensas Corporation Wire bond support structure and microelectronic package including wire bonds therefrom
US9947641B2 (en) 2014-05-30 2018-04-17 Invensas Corporation Wire bond support structure and microelectronic package including wire bonds therefrom
US9735084B2 (en) 2014-12-11 2017-08-15 Invensas Corporation Bond via array for thermal conductivity
US9888579B2 (en) 2015-03-05 2018-02-06 Invensas Corporation Pressing of wire bond wire tips to provide bent-over tips
US10008469B2 (en) 2015-04-30 2018-06-26 Invensas Corporation Wafer-level packaging using wire bond wires in place of a redistribution layer
US9761554B2 (en) 2015-05-07 2017-09-12 Invensas Corporation Ball bonding metal wire bond wires to metal pads
US9812402B2 (en) 2015-10-12 2017-11-07 Invensas Corporation Wire bond wires for interference shielding
US9911718B2 (en) 2015-11-17 2018-03-06 Invensas Corporation ‘RDL-First’ packaged microelectronic device for a package-on-package device
US9659848B1 (en) 2015-11-18 2017-05-23 Invensas Corporation Stiffened wires for offset BVA
US9984992B2 (en) 2015-12-30 2018-05-29 Invensas Corporation Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces
US9935075B2 (en) 2016-07-29 2018-04-03 Invensas Corporation Wire bonding method and apparatus for electromagnetic interference shielding
US10032647B2 (en) 2017-05-05 2018-07-24 Invensas Corporation Low CTE component with wire bond interconnects

Also Published As

Publication number Publication date Type
JP3859318B2 (en) 2006-12-20 grant

Similar Documents

Publication Publication Date Title
US6057597A (en) Semiconductor package with pre-fabricated cover
US5493151A (en) Semiconductor device, lead frame and method for manufacturing semiconductor devices
US5650659A (en) Semiconductor component package assembly including an integral RF/EMI shield
US5849608A (en) Semiconductor chip package
US6486562B1 (en) Circuit device with bonding strength improved and method of manufacturing the same
US5622873A (en) Process for manufacturing a resin molded image pick-up semiconductor chip having a window
US6492699B1 (en) Image sensor package having sealed cavity over active area
US5920142A (en) Electronic part and a method of production thereof
US4837184A (en) Process of making an electronic device package with peripheral carrier structure of low-cost plastic
US5926696A (en) Ball grid array plastic package
US7629674B1 (en) Shielded package having shield fence
US4680617A (en) Encapsulated electronic circuit device, and method and apparatus for making same
US7268436B2 (en) Electronic device with cavity and a method for producing the same
US7101737B2 (en) Method of encapsulating interconnecting units in packaged microelectronic devices
US20120223429A1 (en) Package 3D Interconnection and Method of Making Same
US20120225522A1 (en) Package 3D Interconnection and Method of Making Same
US6864434B2 (en) Warpage-preventive circuit board and method for fabricating the same
US5827999A (en) Homogeneous chip carrier package
US6143588A (en) Method of making an integrated circuit package employing a transparent encapsulant
US6150194A (en) Semiconductor device sealed with resin, and its manufacture
US5192682A (en) Manufacturing method for thin semiconductor device assemblies
US6731010B2 (en) Resin sealed stacked semiconductor packages with flat surfaces
US5650593A (en) Thermally enhanced chip carrier package
US6838754B2 (en) Multi-chip package
US20060281229A1 (en) Method for molding a small form factor digital memory card

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040430

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20040809

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060403

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060421

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060602

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060711

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060912

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060919

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120929

Year of fee payment: 6