JPH11145592A - Method for filling through-hole of circuit board - Google Patents
Method for filling through-hole of circuit boardInfo
- Publication number
- JPH11145592A JPH11145592A JP30775497A JP30775497A JPH11145592A JP H11145592 A JPH11145592 A JP H11145592A JP 30775497 A JP30775497 A JP 30775497A JP 30775497 A JP30775497 A JP 30775497A JP H11145592 A JPH11145592 A JP H11145592A
- Authority
- JP
- Japan
- Prior art keywords
- solder resist
- hole
- filling
- circuit board
- filled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Non-Metallic Protective Coatings For Printed Circuits (AREA)
Abstract
Description
【0001】[0001]
【発明の属する技術分野】本発明は、回路基板に形成さ
れたスルーホールにソルダレジストを充填する回路基板
のスルーホール充填方法に関するものである。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of filling a through hole in a circuit board with a solder resist.
【0002】[0002]
【従来の技術】例えば、近年の半導体パッケージの高密
度化、高速化、多ピン化の要求に応じて需要が急速に増
大しているプラスチックBGA(Ball Grid Array )パ
ッケージは、プラスチック製のBGA基板の上面に半導
体チップをダイボンディングして封止樹脂で封止すると
共に、BGA基板の下面に接続電極として多数の半田ボ
ールを配列した構成となっている。このBGA基板は、
上下両面の配線を電気的に接続するためのスルーホール
が形成され、このスルーホールの内周面に導体層となる
めっき被膜が形成されている。一般に、スルーホール内
周面のめっき被膜を保護するために、スルーホール内に
はソルダレジストが充填されている。2. Description of the Related Art For example, a plastic BGA (Ball Grid Array) package, whose demand is rapidly increasing in response to recent demands for higher density, higher speed, and more pins in a semiconductor package, is a plastic BGA substrate. A semiconductor chip is die-bonded to the upper surface of the BGA substrate and sealed with a sealing resin, and a large number of solder balls are arranged as connection electrodes on the lower surface of the BGA substrate. This BGA board is
Through holes for electrically connecting the wiring on the upper and lower surfaces are formed, and a plating film serving as a conductor layer is formed on the inner peripheral surface of the through holes. Generally, a solder resist is filled in the through hole to protect the plating film on the inner peripheral surface of the through hole.
【0003】[0003]
【発明が解決しようとする課題】従来のスルーホール充
填方法は、スルーホール内にソルダレジストを1回の印
刷で充填している。しかし、最近のBGA基板は益々多
層化されて板厚が厚くなる傾向があり、スルーホールも
益々深くなってきている。このように、深いスルーホー
ルにソルダレジストを1回の印刷で充填すると、図2に
示すように、スルーホール11にソルダレジスト12を
充填する際に、ソルダレジスト12の内部に空気が巻き
込まれてボイドが発生したり、充填したソルダレジスト
12が乾燥硬化する際に、ソルダレジスト12が収縮す
ることで、ソルダレジスト12の表面に比較的大きな凹
みが生じたり、ソルダレジスト12の内部にクラックが
生じたりする欠点があった。これらソルダレジスト12
のボイド、クラック、凹みは、温度・湿度サイクルに対
する信頼性を低下させる原因となる。また、スルーホー
ル専用ソルダレジストをスルーホール11に充填すると
いう方法もあるが、この場合は、スルーホール部両面に
ソルダレジストが盛り上がった状態となり、その盛り上
がり部を削り落とす必要がある。その時、基板の回路形
成面を傷付けてしまうことがあり、これが歩留りを低下
させる原因となっている。In the conventional through-hole filling method, a solder resist is filled in the through-hole by one printing. However, recent BGA substrates tend to be multi-layered and have a large thickness, and the through-holes are becoming deeper. As described above, when the deep through-hole is filled with the solder resist by one printing, as shown in FIG. 2, when the solder resist 12 is filled into the through-hole 11, air is trapped in the solder resist 12 and When voids are generated or when the filled solder resist 12 is dried and hardened, the solder resist 12 contracts, so that a relatively large dent is generated on the surface of the solder resist 12 or a crack is generated inside the solder resist 12. There were drawbacks. These solder resists 12
Voids, cracks, and dents in the film cause a decrease in reliability with respect to the temperature / humidity cycle. There is also a method of filling the through-hole 11 with a solder resist dedicated to the through-hole. In this case, however, the solder resist is raised on both surfaces of the through-hole, and it is necessary to remove the raised portion. At that time, the circuit forming surface of the substrate may be damaged, which causes a reduction in yield.
【0004】本発明はこのような事情を考慮してなされ
たものであり、従ってその目的は、スルーホール内に充
填したソルダレジストにボイド、クラック、大きな凹み
が生じることを防止できると共に、回路形成面の傷付き
による歩留り低下もなく、温度・湿度サイクルに対する
信頼性を向上できる回路基板のスルーホール充填方法を
提供することにある。SUMMARY OF THE INVENTION The present invention has been made in view of such circumstances, and accordingly, it is an object of the present invention to prevent voids, cracks, and large dents from being generated in a solder resist filled in a through hole and to form a circuit. It is an object of the present invention to provide a method for filling a through hole in a circuit board, which can improve the reliability with respect to temperature and humidity cycles without lowering the yield due to surface damage.
【0005】[0005]
【課題を解決するための手段】上記目的を達成するため
に、本発明の回路基板のスルーホール充填方法は、スル
ーホール内の1/4〜1/2の部分にソルダレジストを
充填して硬化させた後、スルーホール内の残部にソルダ
レジストを充填して硬化させるものである。つまり、1
回目の充填では、ソルダレジストの充填量をスルーホー
ル内の1/4〜1/2として、充填量を少なくすること
で、充填時にソルダレジストの内部に空気が巻き込まれ
ないようにして、ボイドの発生を防ぐと共に、ソルダレ
ジストの硬化時の収縮量を少なくしてクラックの発生を
防ぐ。そして、2回目の充填で、スルーホール内の残部
にソルダレジストを充填するが、この場合も、充填量が
少ないので、ソルダレジストの内部に空気が巻き込まれ
ず、ボイドが発生しない。また、1回目のソルダレジス
トの充填・硬化でスルーホール内の中央部が硬化してい
るため、2回目に充填したソルダレジストにもクラック
が発生しなくなると共に、該ソルダレジストの収縮量が
少なく、表面の凹みも小さい。In order to achieve the above object, a method of filling a through hole in a circuit board according to the present invention is to fill a quarter of the through hole with a solder resist and cure it. After that, the remaining portion in the through hole is filled with a solder resist and cured. That is, 1
In the first filling, the filling amount of the solder resist is set to 4 to の in the through hole, and the filling amount is reduced to prevent air from being caught in the solder resist at the time of filling. In addition to preventing the occurrence of cracks, the amount of shrinkage of the solder resist during curing is reduced to prevent the occurrence of cracks. In the second filling, the remaining portion in the through hole is filled with the solder resist. In this case, too, since the filling amount is small, no air is trapped in the solder resist and no void is generated. In addition, since the center portion in the through hole is hardened by the first filling and hardening of the solder resist, cracks do not occur in the second solder resist, and the shrinkage of the solder resist is small, The surface dent is also small.
【0006】この場合、スルーホール部両面にソルダレ
ジストの盛り上がり部が出来ないので、ソルダレジスト
の盛り上がり部を削り落とす工程が不要であり、回路形
成面の傷付きによる歩留り低下が無い。In this case, since a raised portion of the solder resist cannot be formed on both surfaces of the through hole portion, a step of shaving off the raised portion of the solder resist is not required, and the yield is not reduced due to damage on the circuit forming surface.
【0007】尚、1回目の充填量をスルーホール内の1
/4未満とすると、2回目の充填量が多くなりすぎ、ボ
イドが発生すると共に、最終的な凹みも大きくなる。ま
た、1回目の充填量をスルーホール内の1/2以上とす
ると、1回目の充填量が多くなりすぎ、中心部にクラッ
クが発生する。[0007] The first filling amount is set to 1 in the through hole.
If it is less than / 4, the second filling amount becomes too large, voids are generated, and the final dent becomes large. Further, if the first filling amount is 以上 or more of the inside of the through hole, the first filling amount becomes too large, and cracks occur at the center.
【0008】[0008]
【発明の実施の形態】本発明の一実施形態におけるスル
ーホール充填方法を図1を用いて説明する。本実施形態
で使用する回路基板21は、例えばプラスチックBGA
基板であり、板厚が例えば0.4mm、スルーホール2
2の直径が例えば0.2mmである。このスルーホール
22の内周面には導体層となるめっき被膜が形成されて
いる。このスルーホール22へのソルダレジスト23の
充填は、[1]穴埋め印刷(1回目の充填)、[2]1
回目の硬化、[3]スクリーン印刷(2回目の充填)、
[4]2回目の硬化の各工程により行われる。以下、こ
れら各工程について説明する。DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS A method of filling a through hole according to an embodiment of the present invention will be described with reference to FIG. The circuit board 21 used in the present embodiment is, for example, a plastic BGA
A substrate having a thickness of, for example, 0.4 mm and a through hole 2
2 has a diameter of, for example, 0.2 mm. A plating film serving as a conductor layer is formed on the inner peripheral surface of the through hole 22. The filling of the through hole 22 with the solder resist 23 is performed by [1] filling printing (first filling), [2] 1
Second curing, [3] screen printing (second filling),
[4] Performed in each step of the second curing. Hereinafter, each of these steps will be described.
【0009】[1]穴埋め印刷(1回目の充填) 回路基板21を下固定治具24上にセットして、該回路
基板21の上面にメタルマスク25をセットする。下固
定治具24には、スルーホール22の直下に座ぐり部2
6が形成され、メタルマスク25には、スルーホール2
2の直上に、円形の開口部27が形成されている。この
開口部27の直径は、スルーホール22の直径(例えば
0.2mm)よりも大きく、例えば0.4mmに設定さ
れている。穴埋め印刷では、メタルマスク25上に供給
したソルダレジスト23をスキージ28でメタルマスク
25に沿って押し広げるように移動させ、メタルマスク
25の開口部27からスルーホール22内の1/4〜1
/2の部分にソルダレジスト23を充填する。この際、
ソルダレジスト23の充填量の調節は、開口部27の直
径、ソルダレジスト23の粘度、スキージ28の傾斜角
度や硬度等のいずれかを適宜調節すれば良い。[1] Fill-in-the-blanket printing (first filling) The circuit board 21 is set on the lower fixing jig 24, and the metal mask 25 is set on the upper surface of the circuit board 21. The lower fixing jig 24 has a spot facing portion 2 directly below the through hole 22.
6 are formed, and the metal mask 25 has through holes 2
2, a circular opening 27 is formed. The diameter of the opening 27 is larger than the diameter of the through hole 22 (for example, 0.2 mm), and is set to, for example, 0.4 mm. In fill-in printing, the solder resist 23 supplied on the metal mask 25 is moved by a squeegee 28 so as to be spread along the metal mask 25, and from the opening 27 of the metal mask 25 to 1 / to 1 of the through hole 22.
/ 2 is filled with the solder resist 23. On this occasion,
The filling amount of the solder resist 23 may be adjusted by appropriately adjusting any of the diameter of the opening 27, the viscosity of the solder resist 23, the inclination angle and the hardness of the squeegee 28, and the like.
【0010】[2]1回目の硬化 スルーホール22内に充填したソルダレジスト23の乾
燥硬化を、例えば150℃、30分の条件で行う。尚、
紫外線照射によりソルダレジスト23を乾燥硬化させて
も良い。[2] First Curing Dry curing of the solder resist 23 filled in the through hole 22 is performed, for example, at 150 ° C. for 30 minutes. still,
The solder resist 23 may be dried and cured by ultraviolet irradiation.
【0011】[3]スクリーン印刷(2回目の充填) ソルダレジスト23を乾燥硬化させた回路基板21上に
スクリーンマスク29をセットする。このスクリーンマ
スク29には、スルーホール22の直上に、円形の開口
部が形成されていると共に、該スクリーンマスク29に
は、回路基板21の上面にソルダレジストパターンを形
成するための印刷パターンが形成されている。このスク
リーンマスク29上に供給したソルダレジスト23をス
キージ30でスクリーンマスク29に沿って押し広げる
ように移動させ、スルーホール22内の残部にソルダレ
ジスト23を充填すると共に、回路基板21の上面にソ
ルダレジストパターンをスクリーン印刷する。尚、回路
基板21の下面にもソルダレジストパターンをスクリー
ン印刷する場合には、上述と同様の方法でソルダレジス
トパターンをスクリーン印刷する。[3] Screen Printing (Second Filling) A screen mask 29 is set on the circuit board 21 on which the solder resist 23 has been dried and cured. The screen mask 29 has a circular opening just above the through hole 22, and the screen mask 29 has a printed pattern for forming a solder resist pattern on the upper surface of the circuit board 21. Have been. The solder resist 23 supplied on the screen mask 29 is moved by a squeegee 30 so as to be spread along the screen mask 29, and the remaining portion in the through hole 22 is filled with the solder resist 23, and the solder resist 23 is provided on the upper surface of the circuit board 21. Screen printing of the resist pattern. When a solder resist pattern is screen-printed on the lower surface of the circuit board 21, the solder resist pattern is screen-printed in the same manner as described above.
【0012】[4]2回目の硬化 スクリーン印刷したソルダレジスト23の乾燥硬化を、
例えば150℃、30分の条件で行う。尚、紫外線照射
によりソルダレジスト23を乾燥硬化させても良い。[4] Second curing The drying and curing of the screen printed solder resist 23
For example, the heat treatment is performed at 150 ° C. for 30 minutes. Incidentally, the solder resist 23 may be dried and hardened by ultraviolet irradiation.
【0013】以上説明したスルーホール充填方法によれ
ば、1回目の充填では、ソルダレジスト23の充填量を
スルーホール22内の1/4〜1/2として、充填量を
少なくしたので、充填時にソルダレジスト23の内部に
空気が巻き込まれなくなり、ボイドが発生しなくなる。
しかも、充填量を少なくすることで、ソルダレジスト2
3の硬化時の収縮量が少なくなるため、クラックも発生
しなくなる。According to the through hole filling method described above, in the first filling, the filling amount of the solder resist 23 is set to 1 / to の in the through hole 22 and the filling amount is reduced. Air is not caught in the solder resist 23, and voids are not generated.
Moreover, by reducing the filling amount, the solder resist 2
Since the amount of shrinkage at the time of curing of No. 3 decreases, cracks do not occur.
【0014】そして、2回目の充填で、スルーホール2
2内の残部にソルダレジスト23を充填するが、この場
合も、充填量が少ないので、ソルダレジスト23の内部
に空気が巻き込まれず、ボイドが発生しない。また、1
回目のソルダレジスト23の充填・硬化でスルーホール
22内の中央部が硬化しているため、2回目に充填した
ソルダレジスト23にもクラックが発生しなくなると共
に、該ソルダレジスト23の収縮量が少なく、表面の凹
みも小さい。In the second filling, the through hole 2
2 is filled with the solder resist 23, but also in this case, since the filling amount is small, no air is trapped inside the solder resist 23 and no void is generated. Also, 1
Since the central portion in the through hole 22 is hardened by the second filling and hardening of the solder resist 23, cracks do not occur in the second solder resist 23 and the shrinkage of the solder resist 23 is small. The surface dent is also small.
【0015】本発明者の実験結果によれば、1回目の充
填量をスルーホール22内の1/4未満とすると、2回
目の充填量が多くなりすぎ、空気を巻き込んでボイドが
発生すると共に、最終的な凹みも大きくなった。また、
1回目の充填量をスルーホール22内の1/2以上とす
ると、1回目の充填量が多くなりすぎ、1回目の硬化処
理での収縮量が大きくなって、中心部にクラックが発生
した。この事から、1回目の充填量はスルーホール内の
1/4〜1/2とすることが適当である。According to the experimental results of the present inventor, if the first filling amount is less than 1/4 of the inside of the through hole 22, the second filling amount becomes too large, and air is entrained to generate voids. , The final dent was also larger. Also,
When the first filling amount was set to 1 / or more of the inside of the through hole 22, the first filling amount was too large, and the amount of shrinkage in the first curing treatment was large, and a crack was generated at the center. For this reason, it is appropriate that the first filling amount is 1 / to の of the through hole.
【0016】本発明者の実験結果によれば、1回目の充
填量をスルーホール22内の1/4〜1/2とすると、
充填したソルダレジスト23の内部にボイドやクラック
は全く発生せず、凹みは5μm以下(従来の1/6以
下)であった。これに対し、従来の充填方法では、ソル
ダレジストの内部にボイドやクラックが多発し、凹みは
30μmにもなった。According to the experimental results of the present inventor, if the first filling amount is 1 / to の in the through hole 22,
No voids or cracks were generated inside the filled solder resist 23, and the depression was 5 μm or less (1/6 or less of the conventional size). On the other hand, in the conventional filling method, voids and cracks frequently occurred inside the solder resist, and the dent was as large as 30 μm.
【0017】[0017]
【発明の効果】以上の説明から明らかなように、本発明
のスルーホール充填方法によれば、スルーホール内の1
/4〜1/2の部分にソルダレジストを充填して硬化さ
せた後、スルーホール内の残部にソルダレジストを充填
して硬化させるようにしたので、スルーホール内に充填
したソルダレジストにボイド、クラック、大きな凹みが
生じることを防止できて、温度・湿度サイクルに対する
信頼性を向上できると共に、回路形成面の傷付きによる
歩留り低下が無い。As is apparent from the above description, according to the method for filling a through hole of the present invention, one of the through holes can be filled.
After filling and hardening the solder resist in the portion of 部分 to 、, the remaining portion in the through hole is filled with the solder resist and hardened, so that the solder resist filled in the through hole has voids, The generation of cracks and large dents can be prevented, the reliability against temperature / humidity cycles can be improved, and the yield does not decrease due to scratches on the circuit formation surface.
【図1】本発明の一実施形態のスルーホール充填方法を
示す工程図FIG. 1 is a process diagram showing a through hole filling method according to an embodiment of the present invention.
【図2】従来のスルーホール内に充填したソルダレジス
トの充填状態を示す拡大縦断面図FIG. 2 is an enlarged longitudinal sectional view showing a state of filling a conventional solder resist filled in a through hole.
21…回路基板、22…スルーホール、23…ソルダレ
ジスト、25…メタルマスク、28…スキージ、29…
スクリーンマスク、30…スキージ。Reference numeral 21: circuit board, 22: through hole, 23: solder resist, 25: metal mask, 28: squeegee, 29 ...
Screen mask, 30 ... Squeegee.
Claims (1)
ルダレジストを充填する方法において、 前記スルーホール内の1/4〜1/2の部分にソルダレ
ジストを充填して硬化させた後、前記スルーホール内の
残部にソルダレジストを充填して硬化させることを特徴
とする回路基板のスルーホール充填方法。1. A method of filling a through hole formed in a circuit board with a solder resist, wherein a quarter of the through hole in the through hole is filled with a solder resist and cured to form a through hole. A method for filling a through hole in a circuit board, comprising: filling a remaining portion in the hole with a solder resist and curing the solder resist.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP30775497A JPH11145592A (en) | 1997-11-11 | 1997-11-11 | Method for filling through-hole of circuit board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP30775497A JPH11145592A (en) | 1997-11-11 | 1997-11-11 | Method for filling through-hole of circuit board |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH11145592A true JPH11145592A (en) | 1999-05-28 |
Family
ID=17972877
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP30775497A Pending JPH11145592A (en) | 1997-11-11 | 1997-11-11 | Method for filling through-hole of circuit board |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH11145592A (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002056652A3 (en) * | 2001-01-13 | 2002-10-24 | Conti Temic Microelectronic | Method for the production of an electronic component |
WO2004103039A1 (en) * | 2003-05-19 | 2004-11-25 | Dai Nippon Printing Co., Ltd. | Double-sided wiring board, double-sided wiring board manufacturing method, and multilayer wiring board |
KR100509058B1 (en) * | 2000-04-11 | 2005-08-18 | 엘지전자 주식회사 | Making method of PCB |
KR100687914B1 (en) | 2006-02-15 | 2007-02-27 | (주)인터플렉스 | Method for printing via point of flexible printed circuit board |
US7337535B2 (en) | 2001-06-07 | 2008-03-04 | Lg Electronics Inc. | Hole plugging method for printed circuit boards, and hole plugging device |
CN100438725C (en) * | 2003-08-12 | 2008-11-26 | 日本梅克特隆株式会社 | Printing clamp for printing circuit substrate |
-
1997
- 1997-11-11 JP JP30775497A patent/JPH11145592A/en active Pending
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100509058B1 (en) * | 2000-04-11 | 2005-08-18 | 엘지전자 주식회사 | Making method of PCB |
WO2002056652A3 (en) * | 2001-01-13 | 2002-10-24 | Conti Temic Microelectronic | Method for the production of an electronic component |
US6929975B2 (en) | 2001-01-13 | 2005-08-16 | Conti Temic Microelectronic Gmbh | Method for the production of an electronic component |
US7337535B2 (en) | 2001-06-07 | 2008-03-04 | Lg Electronics Inc. | Hole plugging method for printed circuit boards, and hole plugging device |
WO2004103039A1 (en) * | 2003-05-19 | 2004-11-25 | Dai Nippon Printing Co., Ltd. | Double-sided wiring board, double-sided wiring board manufacturing method, and multilayer wiring board |
KR100834591B1 (en) | 2003-05-19 | 2008-06-02 | 다이니폰 인사츠 가부시키가이샤 | Double sided wiring board, double sided wiring board manufacturing method, and multilayer wiring board |
CN100438725C (en) * | 2003-08-12 | 2008-11-26 | 日本梅克特隆株式会社 | Printing clamp for printing circuit substrate |
KR100687914B1 (en) | 2006-02-15 | 2007-02-27 | (주)인터플렉스 | Method for printing via point of flexible printed circuit board |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2919456B2 (en) | Printed circuit board mounting structure of semiconductor package | |
JPH11186294A (en) | Semiconductor package and manufacture thereof | |
JPS59171130A (en) | Method of producing polymer circuit board | |
JP3391282B2 (en) | Electronic component manufacturing method | |
JP2850894B2 (en) | Semiconductor mounting method | |
JPH11145592A (en) | Method for filling through-hole of circuit board | |
EP1232677B1 (en) | Flip chip package, circuit board thereof and packaging method thereof | |
US7205485B2 (en) | Printed circuit board and method for fabricating the same | |
JPH07193346A (en) | Method of creating electric contact point and electric contact point | |
JP3055669B2 (en) | Resin-sealed BGA and resin-sealed mold for BGA | |
KR100771674B1 (en) | Printed circuit board and making method the same | |
JP4015790B2 (en) | Manufacturing method of semiconductor device | |
JPH07212013A (en) | Manufacture of ball grid array and printed circuit board for ball grid array | |
JP2586745B2 (en) | Manufacturing method of printed wiring board | |
JP2001148447A (en) | Resin-sealed semiconductor device and method of manufacturing the same | |
KR100341530B1 (en) | Method of making solder ball pad in BGA type PCB | |
JPH08139225A (en) | Semiconductor package and its manufacture | |
JP3232954B2 (en) | Electronic component manufacturing method | |
US20210391227A1 (en) | Support substrate for integrated circuit, electronic device, and corresponding production and packaging methods | |
JP2887644B2 (en) | How to fix electronic components on printed circuit boards | |
JPS61113243A (en) | Mounting process of hybrid integrated circuit | |
KR19990005676A (en) | Ink filling method in via hole of package substrate | |
KR100332875B1 (en) | A method of printing ink in the printed circuit board | |
JPH0917913A (en) | Electronic circuit device | |
JP2000243871A (en) | Circuit board |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A711 | Notification of change in applicant |
Effective date: 20040127 Free format text: JAPANESE INTERMEDIATE CODE: A711 |
|
A621 | Written request for application examination |
Effective date: 20040331 Free format text: JAPANESE INTERMEDIATE CODE: A621 |
|
RD02 | Notification of acceptance of power of attorney |
Effective date: 20040408 Free format text: JAPANESE INTERMEDIATE CODE: A7422 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060619 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20070406 |