JPH10186399A - Liquid crystal device - Google Patents
Liquid crystal deviceInfo
- Publication number
- JPH10186399A JPH10186399A JP8341718A JP34171896A JPH10186399A JP H10186399 A JPH10186399 A JP H10186399A JP 8341718 A JP8341718 A JP 8341718A JP 34171896 A JP34171896 A JP 34171896A JP H10186399 A JPH10186399 A JP H10186399A
- Authority
- JP
- Japan
- Prior art keywords
- film
- wiring
- edge
- active
- liquid crystal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Abstract
Description
【0001】[0001]
【発明の属する技術分野】本発明は、液晶装置、特にガ
ラス基板上に形成した多層配線を有する液晶装置に関す
る。The present invention relates to a liquid crystal device, and more particularly to a liquid crystal device having a multilayer wiring formed on a glass substrate.
【0002】[0002]
【従来の技術】液晶装置は、複数のゲート線と、複数の
信号線とを直交配列し、各交点に対応して薄膜トランジ
スタからなるスイッチングトランジスタ及び補助容量素
子と、画素とを設けてなる。図3はそのような液晶装置
のスイッチングトランジスタ、補助容量素子、その他配
線膜を示す平面図であり、ハッチングを施した部分が1
画素分である。そして、このような画素が縦横に配設さ
れている。1は第1層目のポリシリコン膜からなる半導
体薄膜で、スイッチングトランジスタの活性膜及び補助
容量素子の下側電極を成す。2gはゲート電極、配線を
成す第2層目のポリシリコン膜、2cは補助容量素子の
上側電極を成す第2層目のポリシリコン膜、3はスイッ
チングトランジスタとアルミニウム配線膜4とのコンタ
クトホールである。2. Description of the Related Art A liquid crystal device comprises a plurality of gate lines and a plurality of signal lines arranged orthogonally, and a switching transistor and an auxiliary capacitance element formed of a thin film transistor corresponding to each intersection, and a pixel. FIG. 3 is a plan view showing a switching transistor, an auxiliary capacitor, and other wiring films of such a liquid crystal device.
This is for pixels. Such pixels are arranged vertically and horizontally. Reference numeral 1 denotes a semiconductor thin film made of a first polysilicon film, which forms an active film of a switching transistor and a lower electrode of an auxiliary capacitance element. 2g is a second-layer polysilicon film forming a gate electrode and a wiring, 2c is a second-layer polysilicon film forming an upper electrode of the auxiliary capacitance element, and 3 is a contact hole between the switching transistor and the aluminum wiring film 4. is there.
【0003】このような液晶装置は、限られた領域内、
即ち1画素領域内にスイッチングトランジスタ及び補助
容量素子を形成する必要があり、且つ、補助容量素子は
できるだけ単位面積当たりの容量値を大きくするために
その上側電極2cと半導体薄膜1とを略完全に重ねて
(但し、図3では両者を重ねて示すと分からなくなるの
でずらして示しているが、実際にはエッジ同士は重なっ
ていた。)いる等、多層配線膜を成す活性乃至配線膜の
重なり合う層のエッジ同士が図4に示すように重ねられ
ていた。[0003] Such a liquid crystal device is used in a limited area.
That is, it is necessary to form a switching transistor and an auxiliary capacitance element in one pixel region, and the auxiliary capacitance element almost completely connects the upper electrode 2c and the semiconductor thin film 1 in order to increase the capacitance value per unit area as much as possible. The active or wiring layers forming the multi-layer wiring film are overlapped (however, in FIG. 3, they are not shown if they are overlapped, but they are shifted because they are not understood, but the edges are actually overlapped). Were overlapped as shown in FIG.
【0004】図4において、5はガラス基板、6は第1
層目のポリシリコン膜(厚さ例えば0.05μm)、7
は熱酸化膜(SiO2)あるいは窒化膜(SiN)から
なる絶縁膜、8は第2層目のポリシリコン膜からなる配
線膜、9はSiO2あるいはSiNからなる層間絶縁
膜、10はアルミニウムからなる配線膜、11はパシベ
ーション膜である。この例では、第1層目のポリシリコ
ン膜6、第2層目のポリシリコン膜8及びアルミニウム
配線膜11のエッジが上から視て略重なったところが位
置している。In FIG. 4, 5 is a glass substrate and 6 is a first substrate.
7th layer polysilicon film (eg, 0.05 μm thickness)
Is an insulating film made of a thermal oxide film (SiO2) or a nitride film (SiN), 8 is a wiring film made of a second polysilicon film, 9 is an interlayer insulating film made of SiO2 or SiN, and 10 is a wiring made of aluminum. The film 11 is a passivation film. In this example, the edges of the first-layer polysilicon film 6, the second-layer polysilicon film 8, and the aluminum wiring film 11 are substantially overlapped when viewed from above.
【0005】[0005]
【発明が解決しようとする課題】ところで、液晶装置に
おいては、絶縁性を有するガラス基板1をベースとし、
その上に活性あるいは配線膜を絶縁膜を介して多層配線
を形成しているので、各層を積層していく過程でより帯
電し易く、そのため、層間絶縁膜を介して重なる活性膜
と配線膜との間の、あるいは配線膜間のエッジ同士が近
接すると、エッジには電界集中が生じ易いことから、エ
ッジ間で静電破壊が生じることが少なくなかった。The liquid crystal device is based on a glass substrate 1 having an insulating property.
Since an active or wiring film is formed on the multilayer wiring with an insulating film interposed therebetween, it is easier to be charged in the process of laminating each layer, and therefore, the active film and the wiring film which overlap with each other via the interlayer insulating film are formed. If the edges between the wiring films or between the wiring films are close to each other, the electric field is likely to be concentrated on the edges, so that the electrostatic breakdown often occurs between the edges.
【0006】というのは、配線膜、絶縁層の形成及びパ
ターニングは、プラズマCVDやプラズマエッチング等
により為され、又、イオンインプランテーションによる
不純物の打ち込みも為されるうえ、ベースとなるガラス
基板1は絶縁性を有することから帯電した電荷が基板1
に逃げる可能性がないので、上下配線膜間の層間絶縁膜
の上下両面に容易に数1000ボルトの電荷が溜まり易
いからである。従って、配線膜間のエッジ同士が近い
と、エッジに電界集中が生じ易いだけに、静電気による
絶縁破壊が誘発され易い。This is because the formation and patterning of the wiring film and the insulating layer are performed by plasma CVD, plasma etching, or the like, impurities are implanted by ion implantation, and the base glass substrate 1 is formed. Because of the insulating property, the electric charge charged on the substrate 1
This is because there is no possibility of escaping, and charges of several thousand volts easily accumulate on the upper and lower surfaces of the interlayer insulating film between the upper and lower wiring films. Therefore, when the edges between the wiring films are close to each other, electric field concentration is easily generated at the edges, and dielectric breakdown due to static electricity is easily induced.
【0007】そして、そのような絶縁破壊が起きた場
合、当然にショート不良あるいは絶縁不良が生じるの
で、不良率が高くなる。[0007] When such an insulation breakdown occurs, a short-circuit failure or insulation failure naturally occurs, so that the failure rate increases.
【0008】本発明はこのような問題点を解決すべく為
されたものであり、ガラス基板上に形成した多層配線を
有する液晶装置において、層間絶縁膜を介して重なる活
性乃至配線膜間のエッジ間に生じる、層間絶縁膜の静電
気による絶縁破壊の発生を生じにくくすることを目的と
する。The present invention has been made to solve such a problem. In a liquid crystal device having a multilayer wiring formed on a glass substrate, an edge between active or wiring films overlapping with an interlayer insulating film interposed therebetween. An object of the present invention is to make it difficult to cause dielectric breakdown due to static electricity of an interlayer insulating film, which occurs between them.
【0009】[0009]
【課題を解決するための手段】請求項1の液晶装置は、
第n(正の整数)番目の活性乃至配線膜とそれに層間絶
縁膜を介して重なる第n+1番目の活性乃至配線膜との
エッジを上から視てずらしてなることを特徴とする。According to a first aspect of the present invention, there is provided a liquid crystal device.
The edge of the nth (positive integer) active or wiring film and the (n + 1) th active or wiring film overlapping therewith via an interlayer insulating film are shifted from the top.
【0010】従って、請求項1の液晶装置によれば、層
間絶縁膜を挟んで重なる活性乃至配線膜のエッジ同士が
上から視てずらされているので、エッジ同士の距離が長
くなり、延いてはエッジへの電界集中により誘発され
る、層間絶縁膜の静電気による絶縁破壊の発生を生じに
くくすることができる。Therefore, according to the liquid crystal device of the first aspect, the edges of the active or wiring films overlapping with the interlayer insulating film interposed therebetween are shifted from the top, so that the distance between the edges becomes longer and longer. Can reduce the occurrence of dielectric breakdown due to static electricity in the interlayer insulating film, which is induced by the electric field concentration on the edge.
【0011】[0011]
【発明の実施の形態】以下、本発明を図示実施の形態に
従って詳細に説明する。DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Hereinafter, the present invention will be described in detail with reference to the illustrated embodiments.
【0012】図1、図2は本発明液晶装置の各別の実施
の形態を示す断面図である。図面において、5はガラス
基板、6は第1層目のポリシリコン膜(厚さ例えば0.
05μm)、7は熱酸化膜(SiO2)あるいは窒化膜
(SiN)からなる絶縁膜、8は第2層目のポリシリコ
ン膜からなる配線膜、9はSiO2あるいはSiNから
なる層間絶縁膜、10はアルミニウムからなる配線膜、
11はパシベーション膜である。FIGS. 1 and 2 are sectional views showing different embodiments of the liquid crystal device of the present invention. In the drawing, reference numeral 5 denotes a glass substrate, and 6 denotes a first-layer polysilicon film (having a thickness of, for example, 0.1 mm).
05 μm), 7 is an insulating film made of a thermal oxide film (SiO 2) or a nitride film (SiN), 8 is a wiring film made of a second polysilicon film, 9 is an interlayer insulating film made of SiO 2 or SiN, 10 is Wiring film made of aluminum,
Reference numeral 11 denotes a passivation film.
【0013】そして、本液晶装置においては、図1に示
すものも図2に示すものも、第1層目のポリシリコン膜
6、第2層目のポリシリコン膜8及びアルミニウム配線
膜11のエッジe1、e2、e3が上から視てずれたと
ころに位置している。そして、ずれ量、即ちe1とe2
との上から視たずれ量d1・2、d2・3は0.5μm
以上であって層間絶縁膜7、9の膜厚よりも大きい値に
する必要がある。さもないと、現在の技術、配線ルール
では静電気による絶縁破壊防止効果が充分には得られ
ず、また、エッジe1、e2、e3形成部における段差
が急峻になるおそれがあるからである。具体的には、ず
れ量を最小限0.5μmとることにより絶縁破壊防止効
果を得ることができ、また、層間絶縁膜の膜厚よりも大
きくすることによりエッジ部分における急峻さを低減す
ることができる。In this liquid crystal device, both the one shown in FIG. 1 and the one shown in FIG. 2 have the first polysilicon film 6, the second polysilicon film 8, and the edge of the aluminum wiring film 11. e1, e2, and e3 are located at positions shifted from the top. Then, the deviation amount, that is, e1 and e2
And the deviation amounts d1.2 and d2.3 viewed from above are 0.5 μm.
As described above, it is necessary to set a value larger than the film thickness of the interlayer insulating films 7 and 9. Otherwise, the current technology and the wiring rule do not sufficiently provide the effect of preventing dielectric breakdown due to static electricity, and the steps at the edges e1, e2, and e3 forming portions may become steep. Specifically, the effect of preventing dielectric breakdown can be obtained by setting the deviation amount to at least 0.5 μm, and the sharpness at the edge portion can be reduced by making the thickness larger than the thickness of the interlayer insulating film. it can.
【0014】そして、エッジe1とe2とのずれの方向
と、エッジe2とe3とのずれの方向とは逆にされてい
る。即ち、図1の液晶装置を例に採ると、第1層目のポ
リシリコン膜6のエッジe1に対して、その上の第2層
目のポリシリコン膜8のエッジe2は内側に位置し、上
から視て下側のポリシリコン膜6のエッジe1がみえる
方向にずれている。そして、第2層目のポリシリコン膜
8のエッジe2に対して、その上のアルミニウムからな
る配線膜10のエッジe3は外側に位置し、下から視て
下側の配線膜8から上側の配線膜10のエッジe3が食
み出すような方向にずれている。The direction of the shift between the edges e1 and e2 and the direction of the shift between the edges e2 and e3 are reversed. That is, taking the liquid crystal device of FIG. 1 as an example, the edge e2 of the second-layer polysilicon film 8 above the edge e1 of the first-layer polysilicon film 6 is located inside, The edge e1 of the lower polysilicon film 6 is shifted in a direction in which it can be seen from above. The edge e3 of the wiring film 10 made of aluminum is located outside the edge e2 of the second-layer polysilicon film 8, and the lower wiring film 8 and the upper wiring The edge e3 of the film 10 is shifted in such a direction as to protrude.
【0015】図2の液晶装置の場合は、第1層目のポリ
シリコン膜6のエッジe1に対して、その上の第2層目
のポリシリコン膜8のエッジe2は外側に位置し、下か
ら視て上側のポリシリコン膜8のエッジe2がみえる方
向にずれている。そして、第2層目のポリシリコン膜8
のエッジe2に対して、その上のアルミニウムからなる
配線膜10のエッジe3は内側に位置し、上から視て下
側配線膜8から上側の配線膜10のエッジe3が食み出
すような方向にずれている。この場合もエッジe2とe
3とのずれの方向とは逆にされている。In the case of the liquid crystal device shown in FIG. 2, the edge e2 of the second-layer polysilicon film 8 above the edge e1 of the first-layer polysilicon film 6 is located outside, and Is shifted in a direction in which the edge e2 of the upper polysilicon film 8 can be seen when viewed from above. Then, the second-layer polysilicon film 8 is formed.
The edge e3 of the wiring film 10 made of aluminum on the edge e2 is located inside, and the edge e3 of the upper wiring film 10 protrudes from the lower wiring film 8 when viewed from above. It is shifted. Also in this case, edges e2 and e
3 is reversed.
【0016】このようにエッジe1とe2とのずれの方
向と、エッジe2とe3とのずれの方向とを逆にすれ
ば、補助容量素子等の占有面積を徒に増やすこと無く静
電気によるエッジへの電界集中により誘発される、層間
絶縁膜の静電破壊の発生を生じにくくすることができ
る。In this way, if the direction of the shift between the edges e1 and e2 and the direction of the shift between the edges e2 and e3 are reversed, the edge due to static electricity can be transferred to the edge due to static electricity without unnecessarily increasing the area occupied by the auxiliary capacitance element and the like. Of the interlayer insulating film, which is caused by the electric field concentration, can be made less likely to occur.
【0017】[0017]
【発明の効果】本発明液晶装置によれば、層間絶縁膜を
挟んで重なる活性乃至配線膜のエッジ同士が上から視て
ずらされているので、エッジ同士の距離が長くなり、延
いてはエッジへの電界集中により誘発される、層間絶縁
膜の静電気による絶縁破壊の発生を生じにくくすること
ができる。According to the liquid crystal device of the present invention, since the edges of the active or wiring films overlapping with the interlayer insulating film interposed therebetween are shifted from the top, the distance between the edges becomes longer, and the edges are longer. It is possible to suppress the occurrence of dielectric breakdown due to static electricity of the interlayer insulating film, which is induced by the electric field concentration on the interlayer insulating film.
【図1】本発明液晶装置の一つの実施の形態を示す断面
図である。FIG. 1 is a sectional view showing one embodiment of a liquid crystal device of the present invention.
【図2】本発明液晶装置の他の実施の形態を示す断面図
である。FIG. 2 is a cross-sectional view illustrating another embodiment of the liquid crystal device of the present invention.
【図3】液晶装置の平面図である。FIG. 3 is a plan view of the liquid crystal device.
【図4】液晶装置の従来例を示す断面図である。FIG. 4 is a sectional view showing a conventional example of a liquid crystal device.
5・・・ガラス基板、6・・・活性膜、7・・・層間絶
縁膜、8・・・配線膜、9・・・層間絶縁膜、10・・
・配線膜、e1、e2、e3・・・エッジ。5 ... glass substrate, 6 ... active film, 7 ... interlayer insulating film, 8 ... wiring film, 9 ... interlayer insulating film, 10 ...
-Wiring film, e1, e2, e3 ... edge.
Claims (3)
る液晶装置において、 第n(正の整数)番目の活性乃至配線膜とそれに層間絶
縁膜を介して重なる第n+1番目の活性乃至配線膜との
エッジを上から視てずらしてなることを特徴とする液晶
装置In a liquid crystal device having a multilayer wiring formed on a glass substrate, an nth (positive integer) active or wiring film and an (n + 1) th active or wiring film overlapping therewith via an interlayer insulating film are provided. Liquid crystal device characterized in that the edges are shifted when viewed from above
る第n+1番目の活性乃至配線膜とのエッジのずらし方
向と、第n+1番目の活性乃至配線膜と第n+2番目の
活性乃至配線膜とのエッジのずらし方向とを互いに逆方
向にしてなることを特徴とする請求項1記載の液晶装置2. The shift direction of the edge between the nth active or wiring film and the (n + 1) th active or wiring film overlapping the nth active or wiring film, and the (n + 1) th active or wiring film and the (n + 2) th active or wiring film. 2. The liquid crystal device according to claim 1, wherein the directions of shifting the edges are opposite to each other.
絶縁膜を介して重なる第n+1番目の活性乃至配線膜と
のエッジのずれ量が、その二つの層を絶縁する層間絶縁
層の厚さよりも厚く且つ0.5μmよりも大きいことを
特徴とする請求項1又は2記載の液晶装置3. The amount of edge shift between the n-th active or wiring film and the (n + 1) -th active or wiring film overlapping therewith via the interlayer insulating film depends on the thickness of the interlayer insulating layer insulating the two layers. 3. The liquid crystal device according to claim 1, wherein the thickness of the liquid crystal device is larger than 0.5 μm.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8341718A JPH10186399A (en) | 1996-12-20 | 1996-12-20 | Liquid crystal device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8341718A JPH10186399A (en) | 1996-12-20 | 1996-12-20 | Liquid crystal device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH10186399A true JPH10186399A (en) | 1998-07-14 |
Family
ID=18348249
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP8341718A Abandoned JPH10186399A (en) | 1996-12-20 | 1996-12-20 | Liquid crystal device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH10186399A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012195592A (en) * | 2005-05-13 | 2012-10-11 | Semiconductor Energy Lab Co Ltd | Semiconductor device |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02234134A (en) * | 1989-03-07 | 1990-09-17 | Nec Corp | Active matrix substrate for liquid crystal display device |
JPH03150532A (en) * | 1989-11-08 | 1991-06-26 | Seiko Epson Corp | Liquid crystal display device |
JPH03185428A (en) * | 1989-12-15 | 1991-08-13 | Seiko Epson Corp | Liquid crystal display device |
JPH04333828A (en) * | 1991-05-09 | 1992-11-20 | Sony Corp | Liquid crystal display device |
JPH05165057A (en) * | 1991-12-19 | 1993-06-29 | Hitachi Ltd | Liquid crystal display device |
JPH05173183A (en) * | 1991-12-19 | 1993-07-13 | Sony Corp | Liquid crystal display device |
JPH05181159A (en) * | 1991-12-27 | 1993-07-23 | Toshiba Corp | Active matrix type liquid crystal display element |
JPH07326763A (en) * | 1994-06-02 | 1995-12-12 | Matsushita Electric Ind Co Ltd | Thin film transistor and liquid crystal display device |
JPH1090720A (en) * | 1996-09-18 | 1998-04-10 | Sharp Corp | Active matrix substrate |
-
1996
- 1996-12-20 JP JP8341718A patent/JPH10186399A/en not_active Abandoned
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02234134A (en) * | 1989-03-07 | 1990-09-17 | Nec Corp | Active matrix substrate for liquid crystal display device |
JPH03150532A (en) * | 1989-11-08 | 1991-06-26 | Seiko Epson Corp | Liquid crystal display device |
JPH03185428A (en) * | 1989-12-15 | 1991-08-13 | Seiko Epson Corp | Liquid crystal display device |
JPH04333828A (en) * | 1991-05-09 | 1992-11-20 | Sony Corp | Liquid crystal display device |
JPH05165057A (en) * | 1991-12-19 | 1993-06-29 | Hitachi Ltd | Liquid crystal display device |
JPH05173183A (en) * | 1991-12-19 | 1993-07-13 | Sony Corp | Liquid crystal display device |
JPH05181159A (en) * | 1991-12-27 | 1993-07-23 | Toshiba Corp | Active matrix type liquid crystal display element |
JPH07326763A (en) * | 1994-06-02 | 1995-12-12 | Matsushita Electric Ind Co Ltd | Thin film transistor and liquid crystal display device |
JPH1090720A (en) * | 1996-09-18 | 1998-04-10 | Sharp Corp | Active matrix substrate |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012195592A (en) * | 2005-05-13 | 2012-10-11 | Semiconductor Energy Lab Co Ltd | Semiconductor device |
US8878262B2 (en) | 2005-05-13 | 2014-11-04 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method of the same |
JP2016034040A (en) * | 2005-05-13 | 2016-03-10 | 株式会社半導体エネルギー研究所 | Semiconductor device |
US9412766B2 (en) | 2005-05-13 | 2016-08-09 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method of the same |
US9972646B2 (en) | 2005-05-13 | 2018-05-15 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method of the same |
US10847550B2 (en) | 2005-05-13 | 2020-11-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method of the same |
US11081505B2 (en) | 2005-05-13 | 2021-08-03 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method of the same |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3973787B2 (en) | Liquid crystal display device and manufacturing method thereof | |
JP4336341B2 (en) | Thin film transistor liquid crystal display, multilayer storage capacitor structure and method for forming the same | |
US5737049A (en) | Liquid crystal display device having storage capacitors of increased capacitance and fabrication method therefor | |
JP3901902B2 (en) | Liquid crystal display | |
KR100341227B1 (en) | Array substrate and liquid crystal display device | |
JP4211855B2 (en) | Liquid crystal display device and manufacturing method thereof | |
KR100218293B1 (en) | Thin-film transistor liquid crystal display elements and its manufacturing method | |
JPH10186399A (en) | Liquid crystal device | |
JPH1010580A (en) | Display device | |
JPS60261174A (en) | Matrix array | |
JP2002287159A (en) | Substrate for liquid crystal display device and its manufacturing method | |
JPH0555573A (en) | Thin film transistor and manufacture thereof | |
JP5090693B2 (en) | Display device and manufacturing method thereof | |
KR100272309B1 (en) | Super high aperture lcd and fabrication method the same | |
JP3083965B2 (en) | Active matrix substrate | |
JPH07325314A (en) | Liquid crystal display device | |
JPH10104660A (en) | Liquid crystal display device | |
JP3076504B2 (en) | Electronic device having insulating film and method of forming insulating film | |
JP4075220B2 (en) | Display panel and manufacturing method thereof | |
JPH0618928A (en) | Active matrix substrate | |
JP3044771B2 (en) | Matrix substrate and manufacturing method thereof | |
JPH06275644A (en) | Thin film transistor and its manufacture | |
JPH0534722A (en) | Liquid crystal display device | |
JPH01259322A (en) | Thin film semiconductor switching element matrix substrate and its manufacture and picture display device using said substrate | |
JPH06242467A (en) | Liquid crystal display device and its production |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20040930 |
|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20041013 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20050726 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20050830 |
|
A762 | Written abandonment of application |
Free format text: JAPANESE INTERMEDIATE CODE: A762 Effective date: 20051025 |