JPH10124472A5 - - Google Patents

Info

Publication number
JPH10124472A5
JPH10124472A5 JP1997278276A JP27827697A JPH10124472A5 JP H10124472 A5 JPH10124472 A5 JP H10124472A5 JP 1997278276 A JP1997278276 A JP 1997278276A JP 27827697 A JP27827697 A JP 27827697A JP H10124472 A5 JPH10124472 A5 JP H10124472A5
Authority
JP
Japan
Prior art keywords
node
nodes
column
row
destination
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1997278276A
Other languages
English (en)
Japanese (ja)
Other versions
JPH10124472A (ja
Filing date
Publication date
Priority claimed from US08/720,331 external-priority patent/US5898827A/en
Application filed filed Critical
Publication of JPH10124472A publication Critical patent/JPH10124472A/ja
Publication of JPH10124472A5 publication Critical patent/JPH10124472A5/ja
Pending legal-status Critical Current

Links

JP27827697A 1996-09-27 1997-09-25 多ノードｓｃｉコンピュータシステムの経路指定方法 Pending JPH10124472A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/720,331 US5898827A (en) 1996-09-27 1996-09-27 Routing methods for a multinode SCI computer system
US720,331 1996-09-27

Publications (2)

Publication Number Publication Date
JPH10124472A JPH10124472A (ja) 1998-05-15
JPH10124472A5 true JPH10124472A5 (enExample) 2005-03-17

Family

ID=24893601

Family Applications (1)

Application Number Title Priority Date Filing Date
JP27827697A Pending JPH10124472A (ja) 1996-09-27 1997-09-25 多ノードｓｃｉコンピュータシステムの経路指定方法

Country Status (2)

Country Link
US (1) US5898827A (enExample)
JP (1) JPH10124472A (enExample)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6535990B1 (en) * 2000-01-10 2003-03-18 Sun Microsystems, Inc. Method and apparatus for providing fault-tolerant addresses for nodes in a clustered system
US7047196B2 (en) 2000-06-08 2006-05-16 Agiletv Corporation System and method of voice recognition near a wireline node of a network supporting cable television and/or video delivery
TW582015B (en) * 2000-06-30 2004-04-01 Nichia Corp Display unit communication system, communication method, display unit, communication circuit and terminal adapter
US20020040425A1 (en) * 2000-10-04 2002-04-04 David Chaiken Multi-dimensional integrated circuit connection network using LDT
US7050398B1 (en) 2000-12-26 2006-05-23 Cisco Technology, Inc. Scalable multidimensional ring networks
US8095370B2 (en) 2001-02-16 2012-01-10 Agiletv Corporation Dual compression voice recordation non-repudiation system
US7447872B2 (en) 2002-05-30 2008-11-04 Cisco Technology, Inc. Inter-chip processor control plane communication
US6928589B1 (en) * 2004-01-23 2005-08-09 Hewlett-Packard Development Company, L.P. Node management in high-availability cluster
EP1885086B1 (en) * 2006-08-01 2011-01-26 Alcatel Lucent Method and network node for monitoring traffic in a private VLAN
JP2010218364A (ja) * 2009-03-18 2010-09-30 Fujitsu Ltd 情報処理システム、通信制御装置および方法
US8364922B2 (en) * 2009-12-21 2013-01-29 International Business Machines Corporation Aggregate symmetric multiprocessor system
WO2011076599A1 (en) * 2009-12-21 2011-06-30 International Business Machines Corporation Aggregate symmetric multiprocessor system
US11520640B2 (en) * 2020-01-30 2022-12-06 Alibaba Group Holding Limited Efficient and more advanced implementation of ring-AllReduce algorithm for distributed parallel deep learning

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2644718B2 (ja) * 1983-12-28 1997-08-25 株式会社日立製作所 コンピュータシステム
US4797882A (en) * 1985-10-02 1989-01-10 American Telephone And Telegraph Company, At&T Bell Laboratories Mesh-based switching network
JPH03500104A (ja) * 1988-06-20 1991-01-10 アメリカ合衆国 相互接続回路網
US5471623A (en) * 1991-02-26 1995-11-28 Napolitano, Jr.; Leonard M. Lambda network having 2m-1 nodes in each of m stages with each node coupled to four other nodes for bidirectional routing of data packets between nodes
US5515510A (en) * 1994-01-14 1996-05-07 Consilium Overseas Limited Communications internetwork system connecting a client node array to a resource array
US5613073A (en) * 1994-07-25 1997-03-18 International Business Machines Corporation Apparatus and method for a buffer reservation system
US5606551A (en) * 1994-12-21 1997-02-25 Lucent Technologies Inc. Bidirectional mesh network

Similar Documents

Publication Publication Date Title
JPH10124472A5 (enExample)
US5161156A (en) Multiprocessing packet switching connection system having provision for error correction and recovery
Chalasani et al. Communication in multicomputers with nonconvex faults
Chen et al. A fault-tolerant routing scheme for meshes with nonconvex faults
JPH025173A (ja) データ処理装置および通信システム
Davis et al. Fault location techniques for distributed control interconnection networks
US20070165547A1 (en) Integrated data processing circuit with a plurality of programmable processors
JPH08503799A (ja) マルチプロセッサ・システムにおける方向順ルーティング
DE69331061D1 (de) Fehlertolerantes hierarchisiertes Bussystem
US20250028673A1 (en) Networks on chip (noc) for many-core neural network accelerator
US5898827A (en) Routing methods for a multinode SCI computer system
CN101211282A (zh) 计算机系统中为故障节点执行失效转移操作的方法
Wang et al. Using a multipath network for reducing the effects of hot spots
Bruck et al. Fault-tolerant meshes with small degree
JPS58150349A (ja) パケツト通信ネツトワ−ク
Shih Fault-tolerant wormhole routing in torus networks with overlapped block faults
Li Minimum deadlock-free message routing restrictions in binary hypercubes
Siegel et al. An introduction to the multistage cube family of interconnection networks
Tien et al. Reconfiguring embedded task graphs in faulty hypercubes by automorphisms
EP0365745A2 (en) A method for detecting and avoiding erroneous decombining in combining networks for parallel computing systems
JPH05233566A (ja) アレイプロセッサのルーティング方法
JPS60175174A (ja) 並列デ−タ転送方式
Swartzlander et al. A routing algorithm for signal processing networks
JP3686795B2 (ja) アドレス生成装置、データ転送処理装置、ベクトル処理装置、ベクトル計算機、情報処理装置
Parhami Fault tolerance properties of mesh-connected parallel computers with separable row/column buses