JPH09275066A5 - - Google Patents
Info
- Publication number
- JPH09275066A5 JPH09275066A5 JP1996106217A JP10621796A JPH09275066A5 JP H09275066 A5 JPH09275066 A5 JP H09275066A5 JP 1996106217 A JP1996106217 A JP 1996106217A JP 10621796 A JP10621796 A JP 10621796A JP H09275066 A5 JPH09275066 A5 JP H09275066A5
- Authority
- JP
- Japan
- Prior art keywords
- wafer
- exposure apparatus
- positional deviation
- exposure
- coordinate values
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10621796A JP3637680B2 (ja) | 1996-04-02 | 1996-04-02 | 露光装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10621796A JP3637680B2 (ja) | 1996-04-02 | 1996-04-02 | 露光装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH09275066A JPH09275066A (ja) | 1997-10-21 |
| JPH09275066A5 true JPH09275066A5 (enrdf_load_html_response) | 2004-07-15 |
| JP3637680B2 JP3637680B2 (ja) | 2005-04-13 |
Family
ID=14427991
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10621796A Expired - Fee Related JP3637680B2 (ja) | 1996-04-02 | 1996-04-02 | 露光装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3637680B2 (enrdf_load_html_response) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1182508B1 (de) * | 2000-08-14 | 2012-12-12 | Vistec Electron Beam GmbH | Verfahren zum Belichten eines aus mehreren Ebenen bestehenden Layouts auf einem Wafer |
| JP4340638B2 (ja) * | 2004-03-02 | 2009-10-07 | エーエスエムエル ネザーランズ ビー.ブイ. | 基板の表側または裏側に結像するためのリソグラフィ装置、基板識別方法、デバイス製造方法、基板、およびコンピュータプログラム |
| US7808613B2 (en) | 2006-08-03 | 2010-10-05 | Asml Netherlands B.V. | Individual wafer history storage for overlay corrections |
| JP7359899B1 (ja) * | 2022-04-27 | 2023-10-11 | 華邦電子股▲ふん▼有限公司 | 半導体製造装置及びその半導体製造方法 |
-
1996
- 1996-04-02 JP JP10621796A patent/JP3637680B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR102314721B1 (ko) | 막 두께 측정 장치, 막 두께 측정 방법 및 비일시적인 컴퓨터 기억 매체 | |
| JPH1012544A5 (enrdf_load_html_response) | ||
| JPH09275066A5 (enrdf_load_html_response) | ||
| JP2000326495A (ja) | クリーム半田印刷の検査方法 | |
| JPH1050600A5 (enrdf_load_html_response) | ||
| JPS5734402A (en) | Inspecting method for defect in circuit pattern | |
| US6512363B1 (en) | Method and apparatus for automatic registration of a board | |
| JP3876516B2 (ja) | 光学式伸び計用校正装置 | |
| US4914829A (en) | Image alignment indicators | |
| US5552251A (en) | Reticle and method for measuring rotation error of reticle by use of the reticle | |
| JP2010149289A (ja) | 印刷物検査装置、及び印刷物検査方法 | |
| JPH09306818A5 (enrdf_load_html_response) | ||
| JPH09167730A (ja) | パターンの重ね合わせ精度測定方法及びそれを用いた重ね合わせ判定方法 | |
| JPH08145908A (ja) | 欠陥検査装置における蛇行追従方式 | |
| JPH05281151A (ja) | ウエハパターン検査装置 | |
| JPS61176836A (ja) | 物品の外観検査方法 | |
| JPH1117292A (ja) | プリント基板とこの基板に部品を実装する部品実装機 | |
| JPS61265817A (ja) | 焼付け方法 | |
| JPH11168297A (ja) | 作業機での作業位置の判定方法と補正方法、それらを用いた作業機 | |
| JPS6346744A (ja) | 位置検出装置 | |
| JP2753732B2 (ja) | プリント配線基板の検査装置 | |
| JP2004001002A (ja) | レーザーマーキング装置 | |
| JPS6439726A (en) | Contraction projecting aligner | |
| JPH0445600A (ja) | 部品実装装置 | |
| JPH0523490B2 (enrdf_load_html_response) |