JPH09148347A - Mounter - Google Patents

Mounter

Info

Publication number
JPH09148347A
JPH09148347A JP7310575A JP31057595A JPH09148347A JP H09148347 A JPH09148347 A JP H09148347A JP 7310575 A JP7310575 A JP 7310575A JP 31057595 A JP31057595 A JP 31057595A JP H09148347 A JPH09148347 A JP H09148347A
Authority
JP
Japan
Prior art keywords
cover
solder
substrate
semiconductor pellet
molten solder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7310575A
Other languages
Japanese (ja)
Inventor
Yoshiaki Kawai
芳秋 河合
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Semiconductor Manufacturing Co Ltd
Kansai Nippon Electric Co Ltd
Original Assignee
Renesas Semiconductor Manufacturing Co Ltd
Kansai Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Semiconductor Manufacturing Co Ltd, Kansai Nippon Electric Co Ltd filed Critical Renesas Semiconductor Manufacturing Co Ltd
Priority to JP7310575A priority Critical patent/JPH09148347A/en
Publication of JPH09148347A publication Critical patent/JPH09148347A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/75Apparatus for connecting with bump connectors or layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83192Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Die Bonding (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide a mounter comprising a suction collet, a cover with a cylinder, and an evacuating means, which prevents the occurrence of voids in the solder between a circuit board an electric device so as to allow heat from the electronic device to be quickly transferred to the circuit board. SOLUTION: A mounter comprises a suction collet 12 having a suction hole in its bottom to carry an electronic device 3 onto molten solder 11 on a substrate 1; a cover 13 having a cylinder 13a for enclosing an area including the molten solder 11 in contact with it; and an evacuating means 1 communicating with the interior of the cover 13 to evacuate the space enclosed by the cover 13 and the substrate 1. For example, the cover 13 is inserted into a rail cover 9 in the position of a through hole 9C, and the bottom of the cylinder 13a comes in contact with a heat sink and encloses the area including the molten solder 11. The evacuating means 14 is operated with a semiconductor pellet 3 enclosed by the cover 13 and the heat sink.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明は基板上に半田を介し
て電子部品本体をマウントするマウンタに関する技術分
野に属する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention belongs to a technical field relating to a mounter for mounting an electronic component body on a substrate via solder.

【0002】[0002]

【従来の技術】電子部品は、電子部品本体を基板にマウ
ントして、電子部品本体上の電極と外部電極とを電気的
に接続して、電子部品本体を含む主要部分を外装し製造
される。 電子部品として半導体装置の一例を図4から説明する。 図において、1は放熱板(基板)、2は3本一組のリー
ドで、中央のリード2aは放熱板1の一端に固定され、
他のリード2b、2cはリード2aの両側に平行配置さ
れている。3は放熱板1に接着材4を介してマウントさ
れた半導体ペレット、5は半導体ペレット3上の電極
(図示せず)とリード2b、2cとをそれぞの電気的に
接続したワイヤ、6は半導体ペレット3を含む主要部分
を被覆し保護する外装部を示す。 この種半導体装置は、半導体ペレット3で発生した熱を
効率よく放熱板1に伝達する必要があるため、接着材4
として半田が一般的に用いられている。 この半田4は、テープ状あるいはワイヤ状、タブレット
状の半田が用いられ、加熱された放熱板1上に、定寸繰
り出したり、予め定寸に切断したものを供給することに
より溶融量が制御される。 発熱量の大きな電力用半導体装置を繰り返しオンオフ動
作させると発熱源である半導体ペレット3と半田4、放
熱板1のそれぞれの熱膨張の差により半田4はストレス
を受け接着界面に亀裂を生じ熱伝導性を低下させるが、
半田4に亀裂を生じるとその半導体装置は内部の熱を外
部に放出できず短時間で不良となる。 ここで半田4が薄いと、熱伝導性は良好にできるが半田
4は半導体ペレット3、放熱板1の熱膨張の差を吸収で
きず亀裂を生じやすい。また、半田4が厚いと熱伝導性
が低下し半導体ペレット3にて発生した熱を十分放熱板
1に伝達できないため、発熱温度が上昇し熱膨張量も大
きくなるため半田4に亀裂を生じやすくなる。そのた
め、半田4の組成にもよるが繰り返しオンオフ動作を考
慮した半田の厚みは通常50μm乃至200μmが最適
とされている。このようにして、放熱板1上に半田4を
供給した後、溶融半田4上に吸着コレット(図示せず)
によって保持された半導体ペレット3を供給し半導体ペ
レット3をマウントしている。 ここで、半導体ペレット3の熱を効率よく放熱板1に伝
達するため、放熱板1上で溶融した半田4を耐熱性を有
する撹拌棒を用いて撹拌し、放熱板1表面に形成された
酸化膜(図示せず)を破砕し放熱板1素地と半田4とを
馴染ませ、半導体ペレット3を溶融半田4上でスクラブ
して溶融半田4と半導体ペレット3の下面とを馴染ま
せ、各界面間に熱伝導性の劣る空気を巻き込まないよう
に配慮している。 しかしながら、半田4を撹拌すると、放熱板1と半田4
の馴染みはよくなるものの、溶融半田4の表面には撹拌
棒が半田4を押し分けることにより形成された凹凸が残
留し、半導体ペレット3が凹部を覆って空気を閉じこめ
ると、スクラブしても閉じこめられた空気(ボイド)を
追い出すことが出来ず、熱伝導性が低下し、高出力動作
出来ず、寿命も短縮するという問題があった。
2. Description of the Related Art Electronic components are manufactured by mounting an electronic component body on a substrate, electrically connecting electrodes on the electronic component body to external electrodes, and packaging a main portion including the electronic component body. . An example of a semiconductor device as an electronic component will be described with reference to FIG. In the figure, 1 is a heat sink (substrate), 2 is a set of three leads, and the center lead 2a is fixed to one end of the heat sink 1,
The other leads 2b and 2c are arranged in parallel on both sides of the lead 2a. 3 is a semiconductor pellet mounted on the heat dissipation plate 1 with an adhesive 4; 5 is a wire that electrically connects an electrode (not shown) on the semiconductor pellet 3 to the leads 2b and 2c; The exterior part which covers and protects the main part including the semiconductor pellet 3 is shown. In this type of semiconductor device, it is necessary to efficiently transfer the heat generated in the semiconductor pellet 3 to the heat dissipation plate 1, so that the adhesive 4
Solder is generally used as. As the solder 4, tape-shaped, wire-shaped, or tablet-shaped solder is used, and the amount of melting is controlled by feeding the heated radiating plate 1 to a fixed size or cutting it into a predetermined size. It When the power semiconductor device having a large amount of heat generation is repeatedly turned on and off, the solder 4 is stressed due to the difference in thermal expansion between the semiconductor pellet 3 and the solder 4, which are heat sources, and the heat radiating plate 1, and cracks occur at the bonding interface, resulting in heat conduction. Sex, but
When a crack is generated in the solder 4, the semiconductor device cannot release the internal heat to the outside and becomes defective in a short time. Here, if the solder 4 is thin, the thermal conductivity can be improved, but the solder 4 cannot absorb the difference in thermal expansion between the semiconductor pellet 3 and the heat dissipation plate 1 and is likely to crack. Further, if the solder 4 is thick, the thermal conductivity is lowered, and the heat generated in the semiconductor pellet 3 cannot be sufficiently transmitted to the heat dissipation plate 1, so that the heat generation temperature is increased and the thermal expansion amount is increased, so that the solder 4 is easily cracked. Become. Therefore, it is generally considered that the optimum thickness of the solder in consideration of the repeated on / off operation is 50 μm to 200 μm depending on the composition of the solder 4. In this way, after the solder 4 is supplied onto the heat dissipation plate 1, a suction collet (not shown) is formed on the molten solder 4.
The semiconductor pellet 3 held by is supplied and the semiconductor pellet 3 is mounted. Here, in order to efficiently transfer the heat of the semiconductor pellets 3 to the heat dissipation plate 1, the solder 4 melted on the heat dissipation plate 1 is agitated by using a heat-resistant agitation rod to oxidize the surface of the heat dissipation plate 1. A film (not shown) is crushed to make the heat sink 1 base and the solder 4 conform to each other, and the semiconductor pellet 3 is scrubbed on the molten solder 4 to make the molten solder 4 and the lower surface of the semiconductor pellet 3 conform to each other, and between the interfaces. Care is taken not to entrain air with poor thermal conductivity. However, when the solder 4 is agitated, the heat sink 1 and the solder 4
However, if the semiconductor pellets 3 cover the recesses and enclose the air, they will be trapped even if they are scrubbed. However, there was a problem that air (voids) could not be expelled, the thermal conductivity decreased, high output operation was not possible, and the life was shortened.

【0003】[0003]

【発明が解決しようとする課題】そのため、放熱板上に
供給した半田片上に半導体ペレットの周縁部を配置して
傾斜した状態で載置し、溶融した半田を半導体ペレット
と放熱板の間の空間に吸い込ませて空気を追い出しつつ
固定することが、例えば特開昭51−8149号公報、
特開昭49−49577号公報に開示されているが、半
導体ペレットの裏面全面を放熱板に半田を介して接続で
きるとは限らない上、傾斜した半導体ペレットが放熱板
と平行になるとは限らず、空気が残留しボイドが形成さ
れると、熱伝導性を改善するという問題を解決できない
し、半田付け後、半導体ペレットが傾斜していると、熱
伝導性の問題は解決し得たとしても電極とリードの接続
がうまくいかないという新たな問題を生じる虞があっ
た。
Therefore, the peripheral edge of the semiconductor pellet is placed on the solder piece supplied on the heat sink and placed in an inclined state, and the molten solder is sucked into the space between the semiconductor pellet and the heat sink. Fixing while expelling air is disclosed in, for example, JP-A-51-8149,
As disclosed in Japanese Patent Laid-Open No. 49-49577, it is not always possible to connect the entire back surface of the semiconductor pellet to the heat sink through solder, and the inclined semiconductor pellet is not always parallel to the heat sink. , When air remains and voids are formed, the problem of improving thermal conductivity cannot be solved, and if the semiconductor pellets are tilted after soldering, even if the problem of thermal conductivity can be solved. There is a possibility that a new problem may occur that the connection between the electrode and the lead is not successful.

【0004】[0004]

【課題を解決するための手段】本発明は上記課題の解決
を目的として提案されたもので、下端に電子部品本体を
吸着する吸着口を開口し基板上で溶融した半田上に電子
部品本体を供給する吸着コレットと、下端が基板上の溶
融半田を含む領域に当接して囲繞する筒部を有するカバ
ーと、カバー内に連通しカバー及び基板で囲まれた空間
内を減圧状態とする減圧手段とを備えたことを特徴とす
るマウンタを提供する。
SUMMARY OF THE INVENTION The present invention has been proposed for the purpose of solving the above-mentioned problems, and an adsorption port for adsorbing the electronic component body is opened at the lower end, and the electronic component body is mounted on the solder melted on the substrate. A suction collet to be supplied, a cover having a cylindrical portion whose lower end is in contact with and surrounds a region containing molten solder on the substrate, and a decompressing unit that communicates with the cover and decompresses the space surrounded by the cover and the substrate. Provided is a mounter characterized by having and.

【0005】[0005]

【発明の実施の形態】以下に本発明の実施の形態を図1
及び図2から説明する。図において、7は、放熱板(基
板)1とリード2とを多数組連結片(図示せず)により
連結一体化したリードフレーム8をガイドするガイドレ
ールで、図示省略するが、リードフレーム8を所定のピ
ッチで間歇送りする送り機構と、リードフレーム8を加
熱する加熱手段とが備えられている。 リードフレーム8には例えばイミダゾール系化合物など
の酸化防止膜が形成され、ガイドレール7に供給される
までの雰囲気中での酸化が防止され、加熱により酸化防
止膜を分解気化させることによりリードフレーム素地を
露呈させるようにしている。 9はガイドレール7を覆うレールカバーで、上面の所定
位置には、透孔9a、9b、9cが開口し、レールカバ
ー9内には、加熱されたリードフレーム8の酸化防止を
目的として不活性あるいは還元性の非酸化性雰囲気に設
定されている。 10は透孔9aよりレールカバー9内に挿入され、加熱
されたリードフレーム8の放熱板1上に半田11を供給
する半田供給手段、12は下端に真空吸着口を開口した
吸着コレットで、半導体ペレット(電子部品本体)3を
吸着保持して下端部が透孔9bよりレールカバー9内に
挿入され、半導体ペレット3の下面を放熱板1とほぼ平
行に保ち、その下面を溶融半田11に接触させて放熱板
1に接着する。13は本発明の特徴部分をなすカバー
で、有底筒体の筒部13aの開口部を下方に向け、ガイ
ドレール9の透孔9cより挿入されて、下端が放熱板1
上の溶融半田11を含む領域に当接して囲繞する。底部
13bはガイドレール7の側方からガイドレール7上に
延び上下動するアーム(図示せず)に接続されている。
14は一端がカバー13内に連通し、他端が負圧源(図
示せず)に接続され、カバー13内を減圧状態にする減
圧手段(吸引パイプ)を示す。以下にこの装置の動作を
説明する。 先ず、ガイドレール7上にリードフレーム8を供給し所
定のピッチで間歇送りすると、リードフレーム8は進行
とともに図示しない加熱手段により加熱され昇温する。
この加熱されたリードフレーム8の所定部分がレールカ
バー9の透孔9a位置に来ると、半田供給手段10を作
動させて、定量の半田11を放熱板1上に供給する。 次に、供給された半田11が溶融した状態で放熱板1が
透孔9b位置に達すると、半導体ペレット3を保持した
吸着コレット12がレールカバー9内に挿入され、溶融
半田11上に半導体ペレット3が供給される。 このとき、溶融半田11は表面張力により表面が湾曲し
ているが、半田11の供給位置、溶融開始位置などのば
らつきにより、半田11の表面は一様ではなく、凹凸が
形成される。この状態は、溶融半田11を耐熱性を有す
る撹拌棒(図示せず)により撹拌すれば若干は緩和され
るが、図1装置のように撹拌なしの場合には凹凸は顕著
であり、大きな気泡(ボイド)を巻き込む可能性があ
る。 半導体ペレット3の供給が完了したリードフレーム8は
さらに前進して、透孔9c位置に達すると、この部分で
カバー13がレールカバー9内に挿入され、その筒部1
3aの下端が放熱板1に当接し溶融半田11を含む領域
を囲繞する。そしてカバー13と放熱板1によって半導
体ペレット3周縁を閉塞した状態で減圧手段14を作動
させると、溶融半田11の凹凸を半導体ペレット3が塞
ぐことにより閉じこめられた空気が膨張し半導体ペレッ
ト3の裏面から放出されボイドが解消する。 また、このようにしてボイドを解消した後に半導体ペレ
ット3下の半田11内に空気が残留しても、溶融半田1
1を取り巻く雰囲気が減圧された状態であるため、残留
ボイドは低圧となっており、減圧手段14の動作を停止
させ、カバー13内の雰囲気を常圧に戻すと、残留ボイ
ドは外圧により圧縮され、ボイド径は縮小する。 このようにして減圧処理が完了したリードフレーム8か
らカバー13が除かれ、リードフレーム8はガイドレー
ル7上を進行して温度が低下する。 この温度低下により残留ボイドはさらに体積収縮し半田
11が凝固する段階では残留ボイドは最小となり、半導
体ペレット3と半田11の接着面積が拡大する。このよ
うに、溶融半田11上に半導体ペレット3を供給した直
後に、溶融半田11と半導体ペレット3との間に残留ボ
イドが存在したとしても、カバー13と減圧手段14に
より残留ボイドを解消ないし減少でき半導体ペレット3
で発生した熱の伝達を阻害するボイドを最小に出来る。 尚、カバー13の筒部13a下端を鋭角に形成し、この
下端を放熱板1に食い込ませて密接させることにより漏
洩を完全に防止でき一層顕著な効果を得ることが出来
る。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS An embodiment of the present invention will be described below with reference to FIG.
And it demonstrates from FIG. In the figure, 7 is a guide rail for guiding a lead frame 8 in which a large number of sets of heat dissipation plates (substrates) 1 and leads 2 are connected and integrated by connecting pieces (not shown). A feeding mechanism that intermittently feeds at a predetermined pitch and a heating unit that heats the lead frame 8 are provided. An anti-oxidation film such as an imidazole compound is formed on the lead frame 8 to prevent oxidation in the atmosphere until it is supplied to the guide rail 7, and the anti-oxidation film is decomposed and vaporized by heating to form a lead frame base material. Is exposed. A rail cover 9 covers the guide rail 7. Through holes 9a, 9b, 9c are opened at predetermined positions on the upper surface, and the rail cover 9 is inactive for the purpose of preventing oxidation of the heated lead frame 8. Alternatively, the atmosphere is set to a reducing non-oxidizing atmosphere. Reference numeral 10 is a solder supply means which is inserted into the rail cover 9 through the through hole 9a and supplies the solder 11 onto the heat dissipation plate 1 of the heated lead frame 8, and 12 is a suction collet having a vacuum suction opening at the lower end, which is a semiconductor. The pellet (electronic component body) 3 is adsorbed and held, and the lower end is inserted into the rail cover 9 through the through hole 9b, the lower surface of the semiconductor pellet 3 is kept substantially parallel to the heat dissipation plate 1, and the lower surface is in contact with the molten solder 11. Then, it is adhered to the heat sink 1. Reference numeral 13 denotes a cover which is a characteristic part of the present invention. The cover 13 is inserted through the through hole 9c of the guide rail 9 with the opening of the tubular portion 13a of the bottomed tubular body facing downward, and the lower end thereof is the heat dissipation plate 1.
The upper region including the molten solder 11 is abutted and surrounded. The bottom portion 13b extends from the side of the guide rail 7 onto the guide rail 7 and is connected to an arm (not shown) that moves up and down.
Reference numeral 14 denotes a decompression means (suction pipe) having one end communicating with the inside of the cover 13 and the other end connected to a negative pressure source (not shown) so as to decompress the inside of the cover 13. The operation of this device will be described below. First, when the lead frame 8 is supplied onto the guide rail 7 and is intermittently fed at a predetermined pitch, the lead frame 8 is heated by a heating means (not shown) and its temperature rises as the lead frame 8 advances.
When a predetermined portion of the heated lead frame 8 reaches the position of the through hole 9a of the rail cover 9, the solder supply means 10 is operated to supply a fixed amount of solder 11 onto the heat sink 1. Next, when the radiating plate 1 reaches the position of the through hole 9b in a state where the supplied solder 11 is melted, the suction collet 12 holding the semiconductor pellet 3 is inserted into the rail cover 9, and the semiconductor pellet is placed on the molten solder 11. 3 is supplied. At this time, the surface of the molten solder 11 is curved due to the surface tension, but due to variations in the supply position of the solder 11, the melting start position, etc., the surface of the solder 11 is not uniform and irregularities are formed. This state is slightly alleviated if the molten solder 11 is agitated by a heat-resistant agitation rod (not shown), but if there is no agitation as in the apparatus of FIG. (Void) may be involved. When the lead frame 8 after the supply of the semiconductor pellets 3 is further advanced to reach the position of the through hole 9c, the cover 13 is inserted into the rail cover 9 at this portion, and the cylindrical portion 1
The lower end of 3a contacts the heat sink 1 and surrounds a region containing the molten solder 11. When the pressure reducing means 14 is operated in a state where the periphery of the semiconductor pellet 3 is closed by the cover 13 and the heat radiating plate 1, the unevenness of the molten solder 11 is closed by the semiconductor pellet 3 and the air trapped therein is expanded, and the back surface of the semiconductor pellet 3 is expanded. It is released from and the void disappears. Further, even if air remains in the solder 11 under the semiconductor pellet 3 after the voids are eliminated in this way, the molten solder 1
Since the atmosphere surrounding 1 is in a reduced pressure state, the residual void is at a low pressure, and when the operation of the pressure reducing means 14 is stopped and the atmosphere in the cover 13 is returned to normal pressure, the residual void is compressed by the external pressure. , The void diameter is reduced. In this way, the cover 13 is removed from the lead frame 8 that has completed the depressurization process, and the lead frame 8 advances on the guide rail 7 and the temperature drops. Due to this temperature decrease, the residual voids further contract in volume and the residual voids are minimized at the stage where the solder 11 solidifies, and the bonding area between the semiconductor pellet 3 and the solder 11 increases. As described above, even if there is a residual void between the molten solder 11 and the semiconductor pellet 3 immediately after the semiconductor pellet 3 is supplied onto the molten solder 11, the cover 13 and the pressure reducing means 14 eliminate or reduce the residual void. Delivers semiconductor pellets 3
The voids that hinder the transfer of heat generated at can be minimized. By forming the lower end of the cylindrical portion 13a of the cover 13 at an acute angle and biting the lower end into the heat dissipation plate 1 and bringing them into close contact with each other, leakage can be completely prevented and a more remarkable effect can be obtained.

【0006】[0006]

【実施例】以下に本発明の実施例を図3から説明する。
図において、図1及び図2と同一物には同一符号を付し
重複する説明を省略する。 この実施例が図1装置と相違するのは、図示しないがレ
ールカバー9の透孔9cを廃止し、吸着コレット12と
カバー13とを一体化したことのみである。即ち、カバ
ー13の底部(閉塞部材)13bに吸着コレット12を
挿入しガイドするガイド部材15を筒部13aの軸と同
軸に設け、カバー13内で吸着コレット12が上下動自
在としている。カバー13はアーム(図示せず)に固定
されて水平動並びに上下動し、吸着コレット12は図示
しない上下駆動機構に接続されている。 この装置は、半導体ペレット3の供給と溶融半田11部
分での減圧とが同一ポジションででき、設備が小型化す
る。また、減圧時に、吸着コレット12によって半導体
ペレット3を保持しておくことが出来るため、膨張した
ボイドを解消する際に、半導体ペレット3が位置ずれす
るのを防止できる。 尚、カバー13の筒部13aの軸方向中間乃至下端を縮
径させることにより、カバー13の容量を小さくでき、
減圧効果を高めることが出来る。 また本発明は半導体装置について説明したが、放熱板と
リードとを一体化したリードフレームを用いた電子部品
だけでなく、絶縁基板に導電パターンを形成し、この導
電パターン上に半田を介して電子部品本体をマウントし
た構造の電子部品にも適用でき、電子部品本体も、半導
体ペレットだけでなく、コンデンサ素子、抵抗素子、イ
ンダクタンス素子など電子部品一般に適用できる。
EXAMPLE An example of the present invention will be described below with reference to FIG.
In the figure, the same parts as those in FIG. 1 and FIG. Although this embodiment differs from the apparatus shown in FIG. 1, only the through hole 9c of the rail cover 9 is eliminated and the suction collet 12 and the cover 13 are integrated, although not shown. That is, a guide member 15 that inserts and guides the suction collet 12 into the bottom portion (closing member) 13b of the cover 13 is provided coaxially with the axis of the tubular portion 13a, and the suction collet 12 is vertically movable within the cover 13. The cover 13 is fixed to an arm (not shown) to move horizontally and vertically, and the suction collet 12 is connected to a vertical drive mechanism (not shown). In this device, the supply of the semiconductor pellet 3 and the pressure reduction in the molten solder 11 portion can be performed at the same position, and the equipment can be downsized. In addition, since the semiconductor pellet 3 can be held by the suction collet 12 when the pressure is reduced, it is possible to prevent the semiconductor pellet 3 from being displaced when the expanded void is eliminated. The capacity of the cover 13 can be reduced by reducing the diameter of the middle or lower end of the cylindrical portion 13a of the cover 13 in the axial direction.
The decompression effect can be enhanced. Further, although the present invention has been described with respect to the semiconductor device, not only the electronic component using the lead frame in which the heat sink and the lead are integrated, but also the conductive pattern is formed on the insulating substrate, and the electronic pattern is formed on the conductive pattern via the solder. The present invention can be applied to electronic components having a structure in which the component body is mounted. The electronic component body can be applied not only to semiconductor pellets but also to general electronic components such as capacitor elements, resistance elements, and inductance elements.

【0007】[0007]

【発明の効果】以上のように、本発明によれば、基板と
電子部品本体とを接続する半田内にボイドが残留するの
を防止でき、電子部品本体が発生した熱を速やかに基板
に伝達でき、長寿命の電子部品を実現できる。
As described above, according to the present invention, it is possible to prevent voids from remaining in the solder that connects the substrate and the electronic component body, and quickly transfer the heat generated by the electronic component body to the substrate. It is possible to realize long-life electronic parts.

【図面の簡単な説明】[Brief description of the drawings]

【図1】 本発明の実施の形態を示す側断面図FIG. 1 is a side sectional view showing an embodiment of the present invention.

【図2】 図1装置のA−A断面図FIG. 2 is a cross-sectional view of the device in FIG.

【図3】 本発明の実施例を示す要部断面図FIG. 3 is a sectional view of an essential part showing an embodiment of the present invention.

【図4】 電子部品の一例を示す一部断面斜視図FIG. 4 is a partial cross-sectional perspective view showing an example of an electronic component.

【符号の説明】[Explanation of symbols]

1 基板(放熱板) 3 電子部品本体(半導体ペレット) 12 吸着コレット 13 カバー 13a 筒部 13b 底部(閉塞部材) DESCRIPTION OF SYMBOLS 1 Substrate (heat sink) 3 Electronic component main body (semiconductor pellet) 12 Adsorption collet 13 Cover 13a Tube part 13b Bottom part (closing member)

Claims (4)

【特許請求の範囲】[Claims] 【請求項1】下端に電子部品本体を吸着する吸着口を開
口し基板上で溶融した半田上に電子部品本体を供給する
吸着コレットと、下端が基板上の溶融半田を含む領域に
当接して囲繞する筒部を有するカバーと、カバー内に連
通しカバー及び基板で囲まれた空間内を減圧状態とする
減圧手段とを備えたことを特徴とするマウンタ。
1. An adsorption collet for opening an adsorption port for adsorbing an electronic component body at a lower end to supply the electronic component body onto solder melted on a substrate, and a lower end contacting a region containing molten solder on the substrate. A mounter comprising: a cover having an enclosing cylindrical portion; and a decompression unit that communicates with the cover and decompresses a space surrounded by the cover and the substrate.
【請求項2】カバーの筒部下端が鋭角に形成され、この
下端が基板に食い込んで当接することを特徴とする請求
項1に記載のマウンタ。
2. The mounter according to claim 1, wherein a lower end of the cylindrical portion of the cover is formed into an acute angle, and the lower end bites into contact with the substrate.
【請求項3】カバーの筒部上端を、吸着コレットを上下
動自在に嵌合する閉塞部材にて閉塞したことを特徴とす
る請求項1に記載のマウンタ。
3. The mounter according to claim 1, wherein an upper end of the cylindrical portion of the cover is closed by a closing member into which the suction collet is vertically movably fitted.
【請求項4】カバーの筒部の軸方向中間乃至下端を縮径
させたことを特徴とする請求項3に記載のマウンタ。
4. The mounter according to claim 3, wherein the axial middle or lower end of the cylindrical portion of the cover is reduced.
JP7310575A 1995-11-29 1995-11-29 Mounter Pending JPH09148347A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7310575A JPH09148347A (en) 1995-11-29 1995-11-29 Mounter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7310575A JPH09148347A (en) 1995-11-29 1995-11-29 Mounter

Publications (1)

Publication Number Publication Date
JPH09148347A true JPH09148347A (en) 1997-06-06

Family

ID=18006893

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7310575A Pending JPH09148347A (en) 1995-11-29 1995-11-29 Mounter

Country Status (1)

Country Link
JP (1) JPH09148347A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105109932A (en) * 2015-09-11 2015-12-02 禾邦电子(中国)有限公司 Feeding device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105109932A (en) * 2015-09-11 2015-12-02 禾邦电子(中国)有限公司 Feeding device

Similar Documents

Publication Publication Date Title
KR101049427B1 (en) Soldering method
TWI277500B (en) Method of resin encapsulation, apparatus for resin encapsulation, method of manufacturing semiconductor device, semiconductor device and resin material
JP4864591B2 (en) Soldering method and soldering apparatus
JP2004200346A (en) Package for accommodating semiconductor device, its manufacturing method, and semiconductor apparatus
JPH0342700B2 (en)
CN107548277B (en) A kind of TR component ballast and installation method
JP2007329306A (en) Thermocompression bonding apparatus
JP3704113B2 (en) Bonding stage and electronic component mounting apparatus
JPH09148347A (en) Mounter
JP2004071611A (en) Device and method of mounting electronic part
JP3915624B2 (en) Electronic component mounting apparatus and electronic component mounting method
CN115732450B (en) Novel high-density packaging structure of power module and manufacturing method thereof
JPH09148377A (en) Manufacturing method of electronic element and solder block
JP3300525B2 (en) Semiconductor device and method of manufacturing semiconductor device
JP4377769B2 (en) Electronic component storage package and electronic device
JP3853533B2 (en) Cooling component mounting method and cooling component mounting device
JPH06232132A (en) Bump forming device
JPH0345539B2 (en)
JP2000195876A (en) Apparatus for manufacturing semiconductor device
JP3481025B2 (en) Pellet bonding equipment
JPH09330956A (en) Method and device for repairing semiconductor device
JP2000353773A (en) Method for attaching cooling parts and method for sealing module
JPH08204060A (en) Semiconductor device
JP4125698B2 (en) Stud bumping apparatus and method for forming conductive bump
TW201349361A (en) Substrate joining method and substrate reflow processing device