JPH09129803A - Hall element and its manufacture - Google Patents

Hall element and its manufacture

Info

Publication number
JPH09129803A
JPH09129803A JP7280516A JP28051695A JPH09129803A JP H09129803 A JPH09129803 A JP H09129803A JP 7280516 A JP7280516 A JP 7280516A JP 28051695 A JP28051695 A JP 28051695A JP H09129803 A JPH09129803 A JP H09129803A
Authority
JP
Japan
Prior art keywords
hall element
resin
lead wire
semiconductor chip
lead wires
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7280516A
Other languages
Japanese (ja)
Inventor
Yoshihiro Horie
慶宏 堀江
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Cable Ltd
Original Assignee
Hitachi Cable Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Cable Ltd filed Critical Hitachi Cable Ltd
Priority to JP7280516A priority Critical patent/JPH09129803A/en
Publication of JPH09129803A publication Critical patent/JPH09129803A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Bending Of Plates, Rods, And Pipes (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Hall/Mr Elements (AREA)

Abstract

PROBLEM TO BE SOLVED: To prevent generation of cracks or the like in a molded resin when lead wires and molded, by performing resin molding after a bent part is formed in each of the lead wires of a lead frame, and a semiconductor chip is mounted on the lead frame. SOLUTION: Lead wires 25 of a Hall element 20a after resin molded is mounted, on a lower die 32 in which recessed parts 30 corresponding nearly to the central parts of the lead wires 25 and a recessed part 31 on the bottom surface of the molded resin 24, and it is sandwiched between the lower die 32 and an upper die 34 provided with protruding parts 33 which engage with the recessed parts 30. Bent parts 25a are formed by bending the lead wires 25 toward the direction opposite to the semiconductor chip 22. Thereby generation of cracks or the like in the mold resin can be prevented when the lead wires 25 are molded.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明は、ホール素子及びそ
の製造方法に関する。
TECHNICAL FIELD The present invention relates to a Hall element and a method for manufacturing the same.

【0002】[0002]

【従来の技術】磁気センサに用いられるホール素子は、
リードフレームのマウント部に半導体チップをダイボン
ディングし、半導体チップとリード線との間でワイヤボ
ンディングした後樹脂封止され、リード線を折り曲げた
ものである。
2. Description of the Related Art Hall elements used in magnetic sensors are
A semiconductor chip is die-bonded to a mount portion of a lead frame, wire bonding is performed between the semiconductor chip and a lead wire, which is then resin-sealed, and the lead wire is bent.

【0003】図4はホール素子の従来例を示す図であ
り、図5はホール素子の他の従来例を示す図である。
FIG. 4 is a diagram showing a conventional example of a hall element, and FIG. 5 is a diagram showing another conventional example of a hall element.

【0004】図4に示すホール素子1は、リード線2が
モールド樹脂3の根元からハの字形状に曲げた後モール
ド樹脂3の底面と平行に曲げた形状となっている。また
図5に示すホール素子4は、リード線5がモールド樹脂
6の根元からハの字形状となっている。尚、7,8は半
導体チップである。
The Hall element 1 shown in FIG. 4 has a shape in which a lead wire 2 is bent from the root of the molding resin 3 into a V shape and then is bent parallel to the bottom surface of the molding resin 3. Further, in the Hall element 4 shown in FIG. 5, the lead wire 5 has a V shape from the root of the mold resin 6. Incidentally, 7 and 8 are semiconductor chips.

【0005】これらのホール素子1,4をプリント基板
(図示せず)等に取り付けるには、各リード線2,5を
プリント基板にハンダ等で固定するのが一般的である。
そのため、各リード線2,5は下端がモールド樹脂3,
6の底面と略同じ位置になるような長さに形成されてい
る。
In order to attach these Hall elements 1 and 4 to a printed circuit board (not shown) or the like, it is common to fix the lead wires 2 and 5 to the printed circuit board with solder or the like.
Therefore, the lower end of each lead wire 2, 5 is molded resin 3,
It is formed to have a length that is substantially the same as the bottom surface of 6.

【0006】図5に示すホール素子4のリード線5の加
工は、図6に示すように、下側金型10の上に樹脂封止
後のホール素子4を載置し、上側金型11をリード線5
aの根元に当てて押し下げることによって行われてい
た。図4に示したホール素子も同様な方法で形成され
る。但しこの場合はリード線が長めであり、上側金型を
下側金型まで押し下げるのはいうまでもない。尚、図6
は図5に示したホール素子の製造方法を説明する説明図
である。
To process the lead wire 5 of the Hall element 4 shown in FIG. 5, as shown in FIG. 6, the Hall element 4 after resin sealing is placed on the lower die 10 and the upper die 11 is placed. The lead wire 5
It was done by pressing down on the root of a. The Hall element shown in FIG. 4 is also formed by a similar method. However, in this case, the lead wire is long, and it goes without saying that the upper mold is pushed down to the lower mold. FIG.
FIG. 6 is an explanatory diagram illustrating a method of manufacturing the Hall element shown in FIG. 5.

【0007】[0007]

【発明が解決しようとする課題】しかしながら、従来の
製造方法では、リード線2,5の曲げ荷重をモールド樹
脂3,6が直接受けていたため、モールド樹脂3,6に
クラック12等が発生して電気特性不良等の原因となっ
ていた。
However, in the conventional manufacturing method, since the mold resins 3 and 6 directly receive the bending load of the lead wires 2 and 5, cracks 12 and the like are generated in the mold resins 3 and 6. It was a cause of poor electrical characteristics.

【0008】そこで、本発明の目的は、上記課題を解決
し、リード線を成型する際にモールド樹脂にクラック等
が発生しないホール素子及びその製造方法を提供するこ
とにある。
SUMMARY OF THE INVENTION An object of the present invention is to solve the above problems and to provide a Hall element and a method of manufacturing the same in which no cracks or the like are generated in a molding resin when molding a lead wire.

【0009】[0009]

【課題を解決するための手段】上記目的を達成するため
に本発明は、リードフレームに半導体チップを搭載した
後、樹脂封止したホール素子において、リードフレーム
の各リード線に湾曲部を形成したものである。
In order to achieve the above object, according to the present invention, after mounting a semiconductor chip on a lead frame, a curved portion is formed on each lead wire of the lead frame in a resin-sealed Hall element. It is a thing.

【0010】また本発明は、リードフレームに半導体チ
ップを搭載した後、樹脂封止したホール素子において、
各リード線の先端を屈曲させたものである。
Further, according to the present invention, in a Hall element in which a semiconductor chip is mounted on a lead frame and then resin-sealed,
The tip of each lead wire is bent.

【0011】さらに本発明は、リードフレームに半導体
チップを搭載し、樹脂封止するホール素子の製造方法に
おいて、凹部を設けた下側金型の上に樹脂封止後のホー
ル素子のリード線を載せ、その凹部に嵌合する凸部を設
けた上側金型でリード線を挟んで変形させたものであ
る。
Further, according to the present invention, in a method of manufacturing a hall element in which a semiconductor chip is mounted on a lead frame and resin-encapsulated, the lead wire of the hall element after resin encapsulation is placed on a lower mold having a recess. A lead wire is sandwiched and deformed by an upper die provided with a convex portion that is placed and fitted into the concave portion.

【0012】上記構成によって、リード線の成型時に与
えられる荷重を下側金型で受けるので、モールド樹脂に
は成型時の荷重が加わらず、クラックの発生が防止され
る。
With the above structure, since the load applied at the time of molding the lead wire is received by the lower die, the load at the time of molding is not applied to the molding resin, and the generation of cracks is prevented.

【0013】[0013]

【発明の実施の形態】以下、本発明の実施の形態を添付
図面に基づいて詳述する。
Embodiments of the present invention will be described below in detail with reference to the accompanying drawings.

【0014】図1は本発明のホール素子の一実施の形態
を示す側面図である。
FIG. 1 is a side view showing an embodiment of the Hall element of the present invention.

【0015】同図に示すホール素子20は、マウント部
21に半導体チップ22を搭載したリードフレーム23
がモールド樹脂24で封止され、各リード線25の中央
部が半導体チップ22と反対側に湾曲されて湾曲部25
aが形成されたものである。
The Hall element 20 shown in the figure has a lead frame 23 in which a semiconductor chip 22 is mounted on a mount portion 21.
Is sealed with a mold resin 24, and the central portion of each lead wire 25 is curved toward the side opposite to the semiconductor chip 22 to form a curved portion 25.
a is formed.

【0016】図2は図1に示したホール素子の製造方法
を説明する説明図である。
FIG. 2 is an explanatory view for explaining a method of manufacturing the Hall element shown in FIG.

【0017】樹脂封止後のホール素子20aのリード線
25の略中央部に位置する凹部30と、ホール素子20
のモールド樹脂24の底面に位置する凹部31とを設け
た下側金型32の上に樹脂封止後のホール素子20aの
リード線25を載せ、凹部30に嵌合する凸部33を設
けた上側金型34でリード線25を挟むことにより、リ
ード線25を半導体チップ22と反対側(図では下側)
に湾曲させて湾曲部25a(図1参照)を形成すること
ができる。
The hole element 20a after the resin sealing and the concave portion 30 located substantially in the center of the lead wire 25 of the Hall element 20a and the Hall element 20a.
The lead wire 25 of the Hall element 20a after resin sealing is placed on the lower die 32 provided with the concave portion 31 located on the bottom surface of the mold resin 24, and the convex portion 33 that fits into the concave portion 30 is provided. By sandwiching the lead wire 25 with the upper mold 34, the lead wire 25 is located on the side opposite to the semiconductor chip 22 (lower side in the figure).
The curved portion 25a (see FIG. 1) can be formed by bending the curved portion 25a.

【0018】リード線25の成型時に与えられる荷重
は、下側金型32に加わるので、モールド樹脂24には
成型時の荷重が加わらない。このためモールド樹脂24
のクラックの発生が防止される。尚、ホール素子20を
プリント基板(図示せず)にハンダ付けを行うため、リ
ード線25の湾曲部25aの下端がモールド樹脂24の
底面よりわずかに出るのが望ましい。
Since the load applied at the time of molding the lead wire 25 is applied to the lower mold 32, the load at the time of molding is not applied to the molding resin 24. Therefore, the molding resin 24
The occurrence of cracks is prevented. Since the Hall element 20 is soldered to a printed circuit board (not shown), it is desirable that the lower end of the curved portion 25a of the lead wire 25 slightly protrudes from the bottom surface of the mold resin 24.

【0019】また、本実施の形態によれば、リード線2
5の成型形状が簡単なため、金型が簡易なものとなり仕
上り寸法のばらつきが少なく形状不良の発生が少ない。
Further, according to the present embodiment, the lead wire 2
Since the molding shape of No. 5 is simple, the mold is simple, and variations in the finished dimensions are small, and the occurrence of shape defects is small.

【0020】図3は本発明のホール素子の他の実施の形
態を示す側面図である。
FIG. 3 is a side view showing another embodiment of the Hall element of the present invention.

【0021】図1に示した実施の形態との相違点は、各
リード線25の先端を半導体チップ22と反対側に屈曲
させた点である。このホール素子20bのリード線25
も図2に示したように、凹部30,31を設けた下側金
型32の上に樹脂封止後のホール素子20aのリード線
25を載せ、上側金型34でリード線25を挟んだ後湾
曲部25a(図1)の途中で切断することにより形成さ
れる。尚、予めリード線25を短めに切断した後で金型
32,34で成型してもよい。
The difference from the embodiment shown in FIG. 1 is that the tip of each lead wire 25 is bent to the side opposite to the semiconductor chip 22. The lead wire 25 of this Hall element 20b
Also, as shown in FIG. 2, the lead wire 25 of the Hall element 20a after resin sealing is placed on the lower mold 32 having the recesses 30 and 31, and the lead wire 25 is sandwiched by the upper mold 34. It is formed by cutting in the middle of the back curve portion 25a (FIG. 1). Alternatively, the lead wire 25 may be cut in advance to a short length, and then the lead wire 25 may be molded with the molds 32 and 34.

【0022】[0022]

【発明の効果】以上要するに本発明によれば、次のよう
な優れた効果を発揮する。
In summary, according to the present invention, the following excellent effects are exhibited.

【0023】凹部を設けた下側金型の上に樹脂封止後の
ホール素子のリード線を載せ、その凹部に嵌合する凸部
を設けた上側金型でリード線を挟んで変形させるので、
リード線を成型する際にモールド樹脂にクラック等が発
生しない。
Since the lead wire of the Hall element after resin sealing is placed on the lower mold having the concave portion, the lead wire is sandwiched and deformed by the upper mold having the convex portion fitted into the concave portion. ,
No cracks or the like occur in the mold resin when molding the lead wire.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明のホール素子の一実施の形態を示す側面
図である。
FIG. 1 is a side view showing an embodiment of a Hall element of the present invention.

【図2】図1に示したホール素子の製造方法を説明する
説明図である。
FIG. 2 is an explanatory diagram illustrating a method of manufacturing the Hall element shown in FIG.

【図3】本発明のホール素子の他の実施の形態を示す側
面図である。
FIG. 3 is a side view showing another embodiment of the Hall element of the present invention.

【図4】ホール素子の従来例の側面図である。FIG. 4 is a side view of a conventional example of a Hall element.

【図5】他のホール素子の従来例の側面図である。FIG. 5 is a side view of a conventional example of another Hall element.

【図6】図5に示したホール素子の製造方法を説明する
説明図である。
6A and 6B are explanatory views illustrating a method for manufacturing the Hall element shown in FIG.

【符号の説明】[Explanation of symbols]

20,20a,20b ホール素子 22 半導体チップ 23 リードフレーム 24 モールド樹脂 25 リード線 25a 湾曲部 30,31 凹部 32 下側金型(金型) 33 凸部 34 上側金型(金型) 20, 20a, 20b Hall element 22 Semiconductor chip 23 Lead frame 24 Mold resin 25 Lead wire 25a Curved part 30, 31 Recessed part 32 Lower mold (mold) 33 Convex part 34 Upper mold (mold)

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】 リードフレームに半導体チップを搭載し
た後、樹脂封止したホール素子において、上記リードフ
レームの各リード線に湾曲部を形成したことを特徴とす
るホール素子。
1. A Hall element in which a semiconductor chip is mounted on a lead frame, and then, in a resin-sealed Hall element, a curved portion is formed in each lead wire of the lead frame.
【請求項2】 リードフレームに半導体チップを搭載し
た後、樹脂封止したホール素子において、各リード線の
先端を屈曲させたことを特徴とするホール素子。
2. A Hall element in which, after mounting a semiconductor chip on a lead frame, the tip of each lead wire is bent in the resin-sealed Hall element.
【請求項3】 リードフレームに半導体チップを搭載
し、樹脂封止するホール素子の製造方法において、凹部
を設けた下側金型の上に樹脂封止後のホール素子のリー
ド線を載せ、その凹部に嵌合する凸部を設けた上側金型
でリード線を挟んで変形させたことを特徴とするホール
素子の製造方法。
3. A method of manufacturing a hall element in which a semiconductor chip is mounted on a lead frame and resin-encapsulated, wherein the lead wire of the hall element after resin encapsulation is placed on a lower mold having a recess. A method of manufacturing a Hall element, comprising: deforming a lead wire by sandwiching it with an upper mold having a convex portion that fits into a concave portion.
JP7280516A 1995-10-27 1995-10-27 Hall element and its manufacture Pending JPH09129803A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7280516A JPH09129803A (en) 1995-10-27 1995-10-27 Hall element and its manufacture

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7280516A JPH09129803A (en) 1995-10-27 1995-10-27 Hall element and its manufacture

Publications (1)

Publication Number Publication Date
JPH09129803A true JPH09129803A (en) 1997-05-16

Family

ID=17626196

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7280516A Pending JPH09129803A (en) 1995-10-27 1995-10-27 Hall element and its manufacture

Country Status (1)

Country Link
JP (1) JPH09129803A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009278026A (en) * 2008-05-19 2009-11-26 Mitsubishi Electric Corp Electronic component mounting structure and on-vehicle sensor
CN102059303A (en) * 2010-10-26 2011-05-18 中国航天科技集团公司第五研究院第五一○研究所 Device for bending lead of element

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009278026A (en) * 2008-05-19 2009-11-26 Mitsubishi Electric Corp Electronic component mounting structure and on-vehicle sensor
JP4549406B2 (en) * 2008-05-19 2010-09-22 三菱電機株式会社 Electronic component mounting structure and in-vehicle sensor
CN102059303A (en) * 2010-10-26 2011-05-18 中国航天科技集团公司第五研究院第五一○研究所 Device for bending lead of element

Similar Documents

Publication Publication Date Title
US5834691A (en) Lead frame, its use in the fabrication of resin-encapsulated semiconductor device
KR101131353B1 (en) Semiconductor device
US20040217450A1 (en) Leadframe-based non-leaded semiconductor package and method of fabricating the same
JPS60189940A (en) Manufacture of resin seal type semiconductor device
JPH09129803A (en) Hall element and its manufacture
JP3153197B2 (en) Semiconductor device
US20030098503A1 (en) Frame for semiconductor package
JP3424184B2 (en) Resin-sealed semiconductor device
JP2661152B2 (en) Manufacturing method of IC card module
JPH0735403Y2 (en) Lead frame
US5343615A (en) Semiconductor device and a process for making same having improved leads
JPH0653399A (en) Resin-sealed semiconductor device
JPS63107152A (en) Resin packaged type electronic paris
JP2527503B2 (en) Lead frame and manufacturing method thereof
JPS61194861A (en) Resin sealed type semiconductor device
KR100481927B1 (en) Semiconductor Package and Manufacturing Method
KR100460072B1 (en) Semiconductor Package
JPS5978537A (en) Manufacture of resin-sealed semiconductor device
JPH09312373A (en) Inner lead top end structure of lead frame and forming thereof
JP2946775B2 (en) Resin sealing mold
JP2679687B2 (en) Resin-sealed semiconductor device
KR100246368B1 (en) Semiconductor package and fabricating method thereof
JPH06140558A (en) Semiconductor device
JPH062710U (en) Semiconductor package
JP2000260908A (en) Surface mount semiconductor device and manufacture thereof