JPH082750Y2 - アレイ型積和演算器 - Google Patents

アレイ型積和演算器

Info

Publication number
JPH082750Y2
JPH082750Y2 JP1986071422U JP7142286U JPH082750Y2 JP H082750 Y2 JPH082750 Y2 JP H082750Y2 JP 1986071422 U JP1986071422 U JP 1986071422U JP 7142286 U JP7142286 U JP 7142286U JP H082750 Y2 JPH082750 Y2 JP H082750Y2
Authority
JP
Japan
Prior art keywords
row
input
bit
output
full
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1986071422U
Other languages
English (en)
Japanese (ja)
Other versions
JPS62183250U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
裕司 小松
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP1986071422U priority Critical patent/JPH082750Y2/ja
Publication of JPS62183250U publication Critical patent/JPS62183250U/ja
Application granted granted Critical
Publication of JPH082750Y2 publication Critical patent/JPH082750Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Complex Calculations (AREA)
JP1986071422U 1986-05-12 1986-05-12 アレイ型積和演算器 Expired - Lifetime JPH082750Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1986071422U JPH082750Y2 (ja) 1986-05-12 1986-05-12 アレイ型積和演算器

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1986071422U JPH082750Y2 (ja) 1986-05-12 1986-05-12 アレイ型積和演算器

Publications (2)

Publication Number Publication Date
JPS62183250U JPS62183250U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1987-11-20
JPH082750Y2 true JPH082750Y2 (ja) 1996-01-29

Family

ID=30913959

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1986071422U Expired - Lifetime JPH082750Y2 (ja) 1986-05-12 1986-05-12 アレイ型積和演算器

Country Status (1)

Country Link
JP (1) JPH082750Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3267489D1 (en) * 1982-02-18 1986-01-02 Itt Ind Gmbh Deutsche Digital parallel calculating circuit for positive and negative binary numbers

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
"コンピュータの高速演算方式"堀越彌監訳，昭和５５年９月１日初版、（株）近代科学社、Ｐ．１９０〜１９４

Also Published As

Publication number Publication date
JPS62183250U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1987-11-20

Similar Documents

Publication Publication Date Title
Swartzlander et al. Computer arithmetic
US4168530A (en) Multiplication circuit using column compression
JP3761977B2 (ja) 遅延整合技術の利用によりクリティカル・パスを減少させた浮動小数点型掛け算器及びその演算方法
JPH0456339B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US4441158A (en) Arithmetic operation circuit
JPS6375932A (ja) ディジタル乗算器
EP0113391B1 (en) Digital multiplier and method for adding partial products in a digital multiplier
US3795880A (en) Partial product array multiplier
JPS588009B2 (ja) デイジタル乗算器
US5231415A (en) Booth's multiplying circuit
US5497343A (en) Reducing the number of carry-look-ahead adder stages in high-speed arithmetic units, structure and method
US4700325A (en) Binary tree calculations on monolithic integrated circuits
JPH082750Y2 (ja) アレイ型積和演算器
US4190894A (en) High speed parallel multiplication apparatus with single-step summand reduction
JPH0312738B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US4823300A (en) Performing binary multiplication using minimal path algorithm
US5206825A (en) Arithmetic processor using signed-digit representation of external operands
US4118786A (en) Integrated binary-BCD look-ahead adder
US5153847A (en) Arithmetic processor using signed digit representation of internal operands
JPH076024A (ja) 十進数乗算器
JPS61156433A (ja) 並列乗算器
US4094138A (en) Electronic chronograph
JP3417172B2 (ja) 演算回路
SU1247863A1 (ru) Матричное устройство дл делени
JP2675087B2 (ja) マイクロコンピュータ