JPH08186440A - Laminated board for oscillation circuit and its manufacture - Google Patents

Laminated board for oscillation circuit and its manufacture

Info

Publication number
JPH08186440A
JPH08186440A JP6338906A JP33890694A JPH08186440A JP H08186440 A JPH08186440 A JP H08186440A JP 6338906 A JP6338906 A JP 6338906A JP 33890694 A JP33890694 A JP 33890694A JP H08186440 A JPH08186440 A JP H08186440A
Authority
JP
Japan
Prior art keywords
substrate
dielectric constant
laminated
high dielectric
capacitor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6338906A
Other languages
Japanese (ja)
Inventor
Toshio Endo
寿雄 遠藤
Ichiro Ishiyama
一郎 石山
Hiroyuki Kurokawa
寛幸 黒川
Masaki Kato
雅記 嘉藤
Ichiro Nagare
一郎 流
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hokuriku Electric Industry Co Ltd
Original Assignee
Hokuriku Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hokuriku Electric Industry Co Ltd filed Critical Hokuriku Electric Industry Co Ltd
Priority to JP6338906A priority Critical patent/JPH08186440A/en
Publication of JPH08186440A publication Critical patent/JPH08186440A/en
Pending legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Inductance-Capacitance Distribution Constants And Capacitance-Resistance Oscillators (AREA)

Abstract

PURPOSE: To enable the circuit to accurately correct frequency or the like with a simple configuration by laminating plural insulating boards. CONSTITUTION: Insulating boards 14 respectively formed with conductive patterns 12 and mutually laminated are provided, and the board of the outer-most layer formed of a high dielectric constant resin to obtain a high dielectric constant board 14. A pair of capacitor electrodes 17 and 18 respectively faced to each other are formed on the front and rear surfaces of the high dielectric constant board 16, and a capacitor is provided to be adjusted by trimming the capacitor electrode 17 on the front surface side. Also, inductors 20 formed by the conductive patterns 12 are provided at the other parts of the respective laminated boards 14 and 16, and the capacitor electrodes 17 and 18 and the inductors 20 are connected with a through hole 24 coated with silver paste or the like.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】この発明は、複数の絶縁性基板を
積層して回路構成した発振回路用積層基板とその製造方
法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an oscillator circuit laminated substrate having a plurality of insulating substrates laminated to form a circuit, and a method for manufacturing the same.

【0002】[0002]

【従来の技術】従来の発振回路用積層基板は、図5に示
すように、ガラスエポキシ基板等の絶縁性基板2に各々
銅箔等による導電性パターン4を形成し、この導電性パ
ターン4を用いて、インダクタ5やその他の搭載電子部
品の電極を含めた回路パターンを形成していた。インダ
クタ5と他層の導電性パターン4とは、スルーホール7
により接続されている。この発振回路用積層基板の製造
方法は、例えば上下2枚の基板2を絶縁性の接着剤3に
より貼り合わせて互いに積層し、最外層にインダクタの
調整電極6が位置するようにし、この調整電極6をトリ
ミングして、インダクタンスを増大させ、発振回路の発
振周波数を調整していた。
2. Description of the Related Art As shown in FIG. 5, a conventional laminated substrate for an oscillation circuit has a conductive pattern 4 made of copper foil or the like formed on an insulating substrate 2 such as a glass epoxy substrate. By using this, a circuit pattern including the electrodes of the inductor 5 and other mounted electronic components was formed. The inductor 5 and the conductive pattern 4 of the other layer are connected to the through hole 7
Connected by. In this method for manufacturing a laminated substrate for an oscillation circuit, for example, two upper and lower substrates 2 are bonded together with an insulating adhesive 3 and laminated on each other, and the adjustment electrode 6 of the inductor is positioned on the outermost layer. 6 was trimmed to increase the inductance and adjust the oscillation frequency of the oscillation circuit.

【0003】[0003]

【発明が解決しようとする課題】近年、電子機器におい
ては内蔵される基板に対して、小型薄型のサイズが求め
られているが、上記従来の技術の場合、最外層に露出し
た調整電極6の面積が大きく、電子機器用基板の小型化
の妨げとなっていた。また、この調整電極6を小さくし
過ぎると、回路全体として、他の電子部品の精度のばら
つきによる発振周波数の補正ができなくなる場合があ
る。従って、補正を可能にするには、他の搭載電子部品
の精度をより高いものにしなければならず、高精度な電
子部品は高価であり入手しにくいという問題がある。、
In recent years, a small and thin size is required for a built-in substrate in electronic equipment, but in the case of the above conventional technique, the adjustment electrode 6 exposed at the outermost layer is used. The large area hinders the miniaturization of electronic device substrates. Further, if the adjustment electrode 6 is made too small, the oscillation frequency may not be corrected in the entire circuit due to variations in accuracy of other electronic components. Therefore, in order to enable correction, the accuracy of other mounted electronic components must be made higher, and there is a problem that high-precision electronic components are expensive and difficult to obtain. ,

【0004】この発明は、上記従来の技術の問題点に鑑
みて成されたもので、簡単な構成で、正確な周波数補正
等が可能な発振回路用積層基板とその製造方法を提供す
ることを目的とする。
The present invention has been made in view of the above-mentioned problems of the prior art, and provides a laminated substrate for an oscillation circuit and a method of manufacturing the same, which has a simple structure and enables accurate frequency correction and the like. To aim.

【0005】[0005]

【課題を解決するための手段】この発明は、各々導電性
パターンが形成されて互いに積層された複数の絶縁性の
基板と、この基板のうちの最外層の基板を高誘電率樹脂
により形成した高誘電率基板とし、この高誘電率基板の
表裏面に各々対向した一対のキャパシタ電極を形成し、
表面側のキャパシタ電極をトリミングしてキャパシタを
調整可能に設け、上記積層された各基板の他の部分に上
記導電性パターンによるインダクタを設け、上記キャパ
シタ電極と上記インダクタとをスルーホールで接続した
発振回路用積層基板である。
According to the present invention, a plurality of insulating substrates each having a conductive pattern formed thereon and laminated on each other, and an outermost substrate of the substrates are formed of a high dielectric constant resin. As a high dielectric constant substrate, a pair of capacitor electrodes facing each other are formed on the front and back surfaces of this high dielectric constant substrate,
Oscillation in which a capacitor electrode on the surface side is trimmed to provide a capacitor adjustable, an inductor having the conductive pattern is provided on the other portion of each of the stacked substrates, and the capacitor electrode and the inductor are connected by a through hole. It is a circuit board.

【0006】またこの発明は、絶縁性基板に導電性パタ
ーンによるインダクタを設け、この基板の外層部に、高
誘電率樹脂により形成され表裏面に各々対向した一対の
キャパシタ電極が形成された高誘電率基板を積層し、表
面側のキャパシタ電極をトリミングしてキャパシタを変
え、発振周波数を調整する発振回路用積層基板の製造方
法である。
Further, according to the present invention, an inductor having a conductive pattern is provided on an insulating substrate, and a pair of capacitor electrodes made of a high dielectric constant resin and facing each other are formed on the outer layer of the substrate. This is a method for manufacturing a laminated substrate for an oscillation circuit, in which the frequency substrates are laminated, the capacitor electrodes on the front surface side are trimmed to change the capacitors, and the oscillation frequency is adjusted.

【0007】[0007]

【作用】この発明の発振回路用積層基板とその製造方法
は、積層基板の最外層に設けた高誘電率基板により、キ
ャパシタを形成し、このキャパシタの調整電極をトリミ
ングすることにより発振周波数の調整を行うようにし、
調整電極を小型化することができるものである。さら
に、より誘電率の高い高誘電率基板を用いること又はそ
の厚さを薄くすることによりキャパシタが増大するの
で、調整電極をより小さくすることができるものであ
る。
According to the present invention, there is provided a laminated substrate for an oscillation circuit and a method for manufacturing the same, in which a capacitor is formed by a high dielectric constant substrate provided on the outermost layer of the laminated substrate, and an adjustment electrode of the capacitor is trimmed to adjust the oscillation frequency. To do
The adjustment electrode can be downsized. Further, the use of a high-dielectric constant substrate having a higher dielectric constant or reducing the thickness thereof increases the number of capacitors, so that the adjustment electrode can be made smaller.

【0008】[0008]

【実施例】以下この発明の実施例について図面に基づい
て説明する。図1〜図4はこの発明の一実施例を示すも
ので、この実施例の発振回路用積層基板10は、各々銅
箔等により導電性パターン12が形成されて、互いに積
層されたガラスエポキシ基板等の絶縁性の基板14と、
最外層の基板として高誘電率樹脂により形成した高誘電
率基板16が設けられている。そして、この基板14,
16を互いに貼り合わせるエポキシ樹脂等の接着剤やプ
リプレグ等の接着層13が設けられている。
Embodiments of the present invention will be described below with reference to the drawings. 1 to 4 show an embodiment of the present invention. A laminated substrate 10 for an oscillation circuit of this embodiment is a glass epoxy substrate in which a conductive pattern 12 is formed of copper foil or the like and laminated on each other. An insulating substrate 14 such as
A high dielectric constant substrate 16 formed of a high dielectric constant resin is provided as the outermost substrate. And this substrate 14,
An adhesive agent such as an epoxy resin or an adhesive layer 13 such as a prepreg is provided to bond the 16 to each other.

【0009】この高誘電率基板16の表裏面には、互い
に対向した一対の導電性パターン12によるキャパシタ
電極17,18が形成されて、キャパシタ19を構成し
ている。表面側のキャパシタ電極17は、キャパシタの
調整用の電極であり、この積層基板10の第一層目に形
成されたものである。さらに、この第一層目には、他の
抵抗体やコンデンサ、ダイオード及びトランジスタ等の
電子部品がハンダ付けされている。そして、図3に示す
ように、高誘電率基板16の裏面が、この積層基板10
の第二層目を構成し、キャパシタ電極18が形成されて
いる。
Capacitor electrodes 17 and 18 of a pair of conductive patterns 12 facing each other are formed on the front and back surfaces of the high dielectric constant substrate 16 to form a capacitor 19. The front surface side capacitor electrode 17 is an electrode for adjusting the capacitor, and is formed on the first layer of the laminated substrate 10. Further, other resistors, capacitors, diodes, transistors, and other electronic components are soldered to the first layer. Then, as shown in FIG. 3, the back surface of the high dielectric constant substrate 16 is the laminated substrate 10
Forming a second layer of the capacitor electrode 18 is formed.

【0010】また、下方の基板14の表面側がこの積層
基板10の第三層目であり、図4に示すように、インダ
クタ20が導電性パターン12により形成されている。
また、裏面側の第四層目には、ほぼ一面に接地電極22
が形成されている。そして、積層された各基板14,1
6の各導電性パターン12や、電極17,18、インダ
クタ20、接地電極22は、基板14,16間に貫通し
た各スルーホール24で接続されている。スルーホール
24は、銅やハンダメッキ等が施されて電気的接続を可
能にしたものである。
The lower surface of the substrate 14 is the third layer of the laminated substrate 10, and the inductor 20 is formed by the conductive pattern 12, as shown in FIG.
In addition, the fourth layer on the back side has a ground electrode 22 on almost one surface.
Are formed. Then, the stacked substrates 14 and 1
The conductive patterns 12 of 6, the electrodes 17, 18, the inductor 20, and the ground electrode 22 are connected by through holes 24 penetrating between the substrates 14 and 16. The through holes 24 are plated with copper or solder to enable electrical connection.

【0011】また、この実施例の発振回路用積層基板1
0には、図2に示すように、コンデンサ30や抵抗3
1、ダイオード32、トランジスタ33等の電子部品
が、最外層の高誘電率基板16の表面に搭載されてい
る。そして、各電子部品は、導電性パタン12による電
極及び回路により、互いに接続されている。
Further, the oscillating circuit laminated substrate 1 of this embodiment
0, as shown in FIG.
Electronic components such as 1, the diode 32, and the transistor 33 are mounted on the surface of the outermost high-dielectric constant substrate 16. Then, the electronic components are connected to each other by electrodes and circuits formed by the conductive pattern 12.

【0012】この実施例の発振回路用積層基板の製造方
法は、絶縁性基板14と高誘電率基板16との間に接着
層13を挟み込み、加圧及び加熱して、各基板14,1
6を確実に位置合わせしつつ接合する。さらに、各層間
の導電性パターン12を電気的に接続するためのスルー
ホール24を形成する。スルーホール24は、積層した
基板14,16の所定位置で貫通するよう形成され、そ
の貫通穴内壁面に、銅及びハンダメッキ等を施して形成
する。この後、電子部品等の搭載を行い電極17をファ
ンクショントリミングし、発振回路全体として所望の発
振周波数になるようにキャパシタ19の容量値を調整す
る。
In the method for manufacturing a laminated substrate for an oscillation circuit according to this embodiment, the adhesive layer 13 is sandwiched between the insulating substrate 14 and the high dielectric constant substrate 16, and the substrates 14 and 1 are pressed and heated.
6 is joined while being surely aligned. Further, through holes 24 for electrically connecting the conductive patterns 12 between the respective layers are formed. The through hole 24 is formed so as to penetrate through the laminated substrates 14 and 16 at a predetermined position, and the inner wall surface of the through hole is formed by plating copper and solder. After that, electronic components are mounted, the electrodes 17 are function-trimmed, and the capacitance value of the capacitor 19 is adjusted so that the oscillation circuit as a whole has a desired oscillation frequency.

【0013】この実施例の発振回路用積層基板とその製
造方法によれば、発振周波数の調整に際して、周波数調
整に必要な調整幅に対して、要求される容量値を、電極
17の面積と、高誘電率基板16の厚さ及び誘電率の3
種類のパラメータから設定することができるものであ
る。従って、電極の大きさを小さくしたい場合は、高誘
電率基板16の厚さを薄くしたりより誘電率の高い材質
の基板を選択すれば良く、積層基板10の大きさを容易
に小さくすることができ、外形サイズの小さい発振回路
を構成することができる。また、より高精度な調整を可
能にするものであり、さらに、積層基板10の他の搭載
電子部品の精度を高いものにしなくても、周波数の調整
可能範囲を広いものにすることができ、高価な電子部品
を使用しなくても済む。
According to the oscillating circuit laminated substrate and the method of manufacturing the same of the present embodiment, when adjusting the oscillation frequency, the required capacitance value with respect to the adjustment width required for the frequency adjustment is set to the area of the electrode 17. The thickness of the high dielectric constant substrate 16 and the dielectric constant 3
It can be set from the type parameters. Therefore, when it is desired to reduce the size of the electrode, the thickness of the high dielectric constant substrate 16 may be reduced or a substrate having a higher dielectric constant may be selected, and the size of the laminated substrate 10 may be easily reduced. Therefore, it is possible to configure an oscillation circuit having a small outer size. Further, it is possible to adjust with higher accuracy, and further, the adjustable range of the frequency can be widened without increasing the accuracy of other mounted electronic components of the laminated substrate 10. Eliminates the use of expensive electronic components.

【0014】尚、この発明の発振回路用積層基板は、上
記の実施例に限定されるものではなく、高誘電率基板の
材料は適宜選択可能なものである。また、キャパシタ電
極17のトリミング方法は、レーザトリミングやその他
のトリミング方法により調整可能なものである。
The oscillating circuit laminated substrate of the present invention is not limited to the above embodiment, and the material of the high dielectric constant substrate can be appropriately selected. The trimming method for the capacitor electrode 17 can be adjusted by laser trimming or other trimming methods.

【0015】[0015]

【発明の効果】この発明の発振回路用積層基板とその製
造方法は、高誘電率基板を挟んで、キャパシタ用の電極
を形成し、表面側の電極をトリミングして発振周波数の
調整をするようにしたので、調整は高誘電率基板の厚さ
と誘電率及び電極の面積の3種類のパラメータにより行
うことができ、調整可能な幅が広くなり、搭載電子部品
の誤差がより大きいものでも正確な周波数設定が可能と
なるものである。
According to the laminated substrate for an oscillation circuit and the method of manufacturing the same of the present invention, electrodes for capacitors are formed with a high dielectric constant substrate sandwiched therebetween, and the electrodes on the surface side are trimmed to adjust the oscillation frequency. Therefore, the adjustment can be performed by three kinds of parameters such as the thickness and the permittivity of the high-dielectric constant substrate and the area of the electrode, and the adjustable width is wide, and even if the error of the mounted electronic component is large, the adjustment is accurate. The frequency can be set.

【図面の簡単な説明】[Brief description of drawings]

【図1】この発明の一実施例の発振回路用積層基板の縦
断面図ある。
FIG. 1 is a vertical sectional view of an oscillator circuit laminated substrate according to an embodiment of the present invention.

【図2】この実施例の発振回路の回路図である。FIG. 2 is a circuit diagram of an oscillator circuit of this embodiment.

【図3】この実施例の発振回路用積層基板の第二層目の
平面図である。
FIG. 3 is a plan view of a second layer of the laminated substrate for an oscillation circuit of this example.

【図4】この実施例の発振回路用積層基板の第三層目の
平面図である。
FIG. 4 is a plan view of a third layer of the oscillating circuit laminated substrate of this embodiment.

【図5】従来の技術の発振回路用積層基板の縦断面図で
ある。
FIG. 5 is a vertical cross-sectional view of a conventional oscillator circuit laminated substrate.

【符号の説明】[Explanation of symbols]

10 発振回路用積層基板 12 導電性パターン 13 接着層 14 絶縁性基板 16 高誘電率基板 17,18 キャパシタ電極(導電性パターン) 20 インダクタ(導電性パターン) 22 接地電極(導電性パターン) 24 スルーホール 10 Laminated Substrate for Oscillation Circuit 12 Conductive Pattern 13 Adhesive Layer 14 Insulating Substrate 16 High Dielectric Constant Substrate 17, 18 Capacitor Electrode (Conductive Pattern) 20 Inductor (Conductive Pattern) 22 Ground Electrode (Conductive Pattern) 24 Through Hole

───────────────────────────────────────────────────── フロントページの続き (72)発明者 嘉藤 雅記 富山県上新川郡大沢野町下大久保3158番地 北陸電気工業株式会社内 (72)発明者 流 一郎 富山県上新川郡大沢野町下大久保3158番地 北陸電気工業株式会社内 ─────────────────────────────────────────────────── ─── Continuation of the front page (72) Inventor Masaki Kato, 3158 Shimookubo, Osawano-cho, Kamishinagawa-gun, Toyama Prefecture Hokuriku Electric Industry Co., Ltd. Industry Co., Ltd.

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 各々導電性パターンが形成されて互いに
積層された複数の絶縁性の基板と、この基板のうちの最
外層の基板を高誘電率樹脂により形成した高誘電率基板
とし、この高誘電率基板の表裏面に各々対向した一対の
キャパシタ電極を形成し、表面側のキャパシタ電極をト
リミングを施す容量調整用の電極とし、上記積層された
基板の他の部分に上記導電性パターンによるインダクタ
を設け、上記キャパシタ電極と上記インダクタとをスル
ーホールで接続した発振回路用積層基板。
1. A plurality of insulating substrates each having a conductive pattern formed thereon and laminated on each other, and a substrate of the outermost layer of the substrates is a high dielectric constant substrate formed of a high dielectric constant resin. A pair of capacitor electrodes facing each other are formed on the front and back surfaces of the dielectric constant substrate, and the capacitor electrodes on the front surface side are used as capacitance adjusting electrodes for trimming, and the inductor having the conductive pattern is formed on the other portion of the laminated substrate. And a laminated substrate for an oscillation circuit in which the capacitor electrode and the inductor are connected by a through hole.
【請求項2】 絶縁性基板に導電性パターンによるイン
ダクタを設け、この基板の外層部に、高誘電率樹脂によ
り形成され表裏面に各々対向した一対のキャパシタ電極
が形成された高誘電率基板を積層し、上記インダクタと
上記キャパシタとを上記積層した各基板にスルーホール
を形成して電気的に接続し、表面側のキャパシタ電極を
トリミングしてキャパシタを変え、発振周波数を調整す
る発振回路用積層基板の製造方法。
2. A high dielectric constant substrate in which an inductor having a conductive pattern is provided on an insulating substrate, and a pair of capacitor electrodes formed of high dielectric constant resin and facing each other are formed on an outer layer portion of the substrate. Laminated layers for oscillation circuits, in which through-holes are formed in each of the laminated substrates, the through-holes are electrically connected to each other, and the capacitors are changed by trimming the capacitor electrodes on the surface side to adjust the oscillation frequency. Substrate manufacturing method.
JP6338906A 1994-12-28 1994-12-28 Laminated board for oscillation circuit and its manufacture Pending JPH08186440A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6338906A JPH08186440A (en) 1994-12-28 1994-12-28 Laminated board for oscillation circuit and its manufacture

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6338906A JPH08186440A (en) 1994-12-28 1994-12-28 Laminated board for oscillation circuit and its manufacture

Publications (1)

Publication Number Publication Date
JPH08186440A true JPH08186440A (en) 1996-07-16

Family

ID=18322462

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6338906A Pending JPH08186440A (en) 1994-12-28 1994-12-28 Laminated board for oscillation circuit and its manufacture

Country Status (1)

Country Link
JP (1) JPH08186440A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1283663A3 (en) * 2001-08-11 2004-10-20 Philips Intellectual Property & Standards GmbH Printed circuit board

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1283663A3 (en) * 2001-08-11 2004-10-20 Philips Intellectual Property & Standards GmbH Printed circuit board

Similar Documents

Publication Publication Date Title
US6760227B2 (en) Multilayer ceramic electronic component and manufacturing method thereof
KR100754714B1 (en) Power core devices and methods of making thereof
US7748115B2 (en) Method of forming a circuit board
JP2006121088A (en) Capacitive resistance device, printed circuit board incorporated with such device, and method of manufacturing the same
JP2005072095A (en) Electronic circuit unit and manufacturing method therefor
TWI402008B (en) Capacitive/resistive devices, organic dielectric laminates and printed wiring boards incorporating such devices, and methods of making thereof
JP2003124595A (en) Electronic circuit unit
JP2002111222A (en) Multilayer substrate
US9980383B2 (en) Laminated circuit substrate
JPH0563112B2 (en)
EP1315207A2 (en) Semiconductor module
JPH0818285A (en) Mounting device of surface mount part and its mounting method
JPH08186440A (en) Laminated board for oscillation circuit and its manufacture
JP2002232099A (en) Ceramic circuit board
JP3336212B2 (en) High frequency circuit board and capacitance adjustment method
JP2001284166A (en) Laser trimmable capacitor
US6794947B2 (en) Method for adjusting oscillator frequencies
JP2002076629A (en) Compound multilayer interconnection board
JPH03203212A (en) Compound chip parts and manufacture thereof
JPH02164096A (en) Multilayer electronic circuit board and its manufacture
JP2003347499A (en) Electronic circuit unit and manufacturing method therefor
JP2000295036A (en) Manufacture of voltage-controlled oscillator, and aggregate substrate for voltage-controlled oscillator
JPH06112091A (en) Layered electronic part and manufacture thereof
JP2000244268A (en) Lc complex parts and its resonance frequency adjusting method
JPH0856064A (en) Board with capacitor and manufacturing method thereof