JPH0770830B2 - Method for manufacturing printed wiring board - Google Patents
Method for manufacturing printed wiring boardInfo
- Publication number
- JPH0770830B2 JPH0770830B2 JP18673889A JP18673889A JPH0770830B2 JP H0770830 B2 JPH0770830 B2 JP H0770830B2 JP 18673889 A JP18673889 A JP 18673889A JP 18673889 A JP18673889 A JP 18673889A JP H0770830 B2 JPH0770830 B2 JP H0770830B2
- Authority
- JP
- Japan
- Prior art keywords
- insulating substrate
- forming
- plating catalyst
- printed wiring
- wiring board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Manufacturing Of Printed Wiring (AREA)
Description
【発明の詳細な説明】 〔産業上の利用分野〕 本発明は印刷配線板の製造方法に関し、特に回路パター
ンおよびスルーホールの形成工程を含む印刷配線板の製
造方法に関する。The present invention relates to a method for manufacturing a printed wiring board, and more particularly to a method for manufacturing a printed wiring board including a step of forming a circuit pattern and a through hole.
従来、この種の印刷配線板の製造方法は、パラジウム触
媒を分散させためっき触媒入り絶縁基板に、ドリルを用
いて貫通孔をあけ、めっき触媒入り絶縁基板の表裏両面
にスクリーン印刷により、めっきレジストパターンを形
成し、パラジウム触媒の混入されためっき触媒入り絶縁
基板の露出部分に無電解銅めっきを析出させることによ
り、回路パターンおよびスルーホールを形成するもので
あった。Conventionally, a method of manufacturing a printed wiring board of this kind has been such that a through hole is formed by using a drill in an insulating substrate containing a plating catalyst in which a palladium catalyst is dispersed, and a plating resist is formed by screen printing on both front and back surfaces of the insulating substrate containing the plating catalyst. A circuit pattern and a through hole were formed by forming a pattern and depositing electroless copper plating on an exposed portion of an insulating substrate containing a plating catalyst mixed with a palladium catalyst.
上述した従来の印刷配線板の製造方法は、以下の欠点が
ある。The conventional printed wiring board manufacturing method described above has the following drawbacks.
(1)回路パターンを形成するために、スクリーン版を
作成する必要があるため、数量の少ない製品を製造する
場合、コストが高く製造納期が長くなる。(1) Since it is necessary to create a screen plate in order to form a circuit pattern, the cost is high and the manufacturing delivery time is long when manufacturing a small number of products.
(2)回路パターンをスクリーン印刷により形成させる
ため、高精度な回路パターンを形成できない。(2) Since the circuit pattern is formed by screen printing, a highly accurate circuit pattern cannot be formed.
(3)貫通孔を形成する工程とめっきレジストを形成す
る工程が必要で製造工程が多い。(3) There are many manufacturing steps because a step of forming a through hole and a step of forming a plating resist are required.
本発明の目的は、製造工程が少く、短納期でコストが安
く、精度の高い印刷配線板の製造方法を提供することに
ある。An object of the present invention is to provide a method for manufacturing a printed wiring board, which has a small number of manufacturing steps, a short delivery time, a low cost, and a high accuracy.
本発明の印刷配線板の製造方法は、めっき触媒入り絶縁
基板の表裏両面に、絶縁樹脂層を形成する工程と、レー
ザ光により前記絶縁基板の表裏両面に形成された前記絶
縁樹脂層を所定のパターンに除去すると同時に前記めっ
き触媒入り絶縁基板に前記レーザ光により貫通孔を穿設
する工程と、前記めっき触媒入り絶縁基板の露出した部
分に無電解銅めっきを析出させることにより回路パター
ンおよびスルーホールを形成する工程と、前記めっき触
媒入り絶縁基板の所定の箇所にソルダレジストを形成す
る工程とを含んで構成されている。The method for producing a printed wiring board of the present invention comprises a step of forming an insulating resin layer on both front and back surfaces of an insulating substrate containing a plating catalyst, and a predetermined insulating resin layer formed on both front and back surfaces of the insulating substrate by laser light. A circuit pattern and a through hole by simultaneously removing the pattern and forming a through hole in the insulating substrate containing the plating catalyst by the laser beam, and depositing electroless copper plating on the exposed portion of the insulating substrate containing the plating catalyst. And a step of forming a solder resist on a predetermined portion of the insulating substrate containing the plating catalyst.
次に、本発明の実施例について図面を参照して説明す
る。Next, embodiments of the present invention will be described with reference to the drawings.
第1図(a)〜(d)は本発明の第1の実施例の製造方
法を説明する工程順に示した断面図である。1 (a) to 1 (d) are sectional views showing the manufacturing method of the first embodiment of the present invention in the order of steps.
第1の実施例は、まず、第1図(a)に示す如く、めっ
き触媒入り絶縁基板1の表裏両面にプリプレグ2を重
ね、加圧積層を行ない、プリプレグ2による絶縁樹脂層
を形成する。In the first embodiment, first, as shown in FIG. 1A, prepregs 2 are superposed on both front and back surfaces of an insulating substrate 1 containing a plating catalyst, and pressure lamination is performed to form an insulating resin layer by the prepreg 2.
次に、第1図(b)に示す如く、YAGあるいは炭酸ガス
レーザにより、プリプレグ2を所定のパターンに除去
し、めっき触媒入り絶縁基板1を露出させると同時に、
所定の箇所にスルーホールとなる貫通孔をYAGあるいは
炭酸ガスレーザで形成する。更に、絶縁基板1の後処理
として、例えば、ホーニング処理、あるいは、クロム酸
処理を行う。Next, as shown in FIG. 1 (b), the prepreg 2 is removed in a predetermined pattern by a YAG or carbon dioxide laser to expose the plating catalyst-containing insulating substrate 1 and at the same time.
Through holes to be through holes are formed at predetermined locations by YAG or carbon dioxide laser. Further, as a post-treatment of the insulating substrate 1, for example, honing treatment or chromic acid treatment is performed.
次に、第1図(c)に示す如く、めっき触媒入り絶縁基
板1の露出部分に無電解銅めっき3を20〜30μm析出さ
せることにより、スルホール5および回路パターン6を
形成する。Next, as shown in FIG. 1 (c), electroless copper plating 3 is deposited on the exposed portion of the insulating substrate 1 containing a plating catalyst in an amount of 20 to 30 μm to form a through hole 5 and a circuit pattern 6.
次に、第1図(d)に示す如く、スクリーン印刷によ
り、ソルダーレジスト4を形成し、第1の実施例の印刷
配線板を得た。Next, as shown in FIG. 1 (d), a solder resist 4 was formed by screen printing to obtain a printed wiring board of the first embodiment.
第2図(a)〜(d)は本発明の第2の実施例の製造方
法を説明する工程順に示した断面図である。2 (a) to 2 (d) are sectional views showing the manufacturing method of the second embodiment of the present invention in the order of steps.
第2の実施例は、まず、第2図(a)に示す如く、めっ
き触媒入り絶縁基板1の表裏両面に液状の絶縁樹脂、た
とえば、エポキシ樹脂、あるいはポリイミド樹脂をスク
リーン印刷法,カーテンコート法あるいはローラコート
法により、10〜30μmの厚さに塗布し、130〜160℃で20
〜60分間加熱硬化させ、絶縁樹脂層7を形成する。In the second embodiment, as shown in FIG. 2 (a), first, a liquid insulating resin such as an epoxy resin or a polyimide resin is screen-printed or curtain-coated on both front and back surfaces of the insulating substrate 1 containing a plating catalyst. Alternatively, apply it to a thickness of 10 to 30 μm by the roller coating method and apply 20 to 130 to 160 ° C.
The insulating resin layer 7 is formed by heat curing for 60 minutes.
次に、第2図(b)〜(d)の工程は、第1の実施例と
同一の形成方法により、第2の実施例の印刷配線板を得
た。Next, in the steps of FIGS. 2B to 2D, the printed wiring board of the second embodiment was obtained by the same forming method as that of the first embodiment.
以上説明したように本発明は、めっき触媒入り絶縁基板
の表裏両面に、絶縁樹脂層を形成し、YAG、あるいは、
炭酸ガスレーザで所定のパターンに絶縁樹脂層を除去
し、更に、スルホールとなる貫通孔を同時に形成し、め
っき触媒入り絶縁基板の露出した部分に無電解銅めっき
を析出させて、回路パターン、およびスルホールを形成
するため、次に列挙する効果がある。As described above, the present invention forms an insulating resin layer on both front and back surfaces of an insulating substrate containing a plating catalyst, YAG, or
The insulating resin layer is removed in a predetermined pattern with a carbon dioxide laser, and through holes that will be through holes are simultaneously formed. Electroless copper plating is deposited on the exposed portion of the insulating substrate containing the plating catalyst to form circuit patterns and through holes. Has the following effects.
(1)ドリルによる貫通孔の形成工程を必要とせず、か
つ、めっきレジストパターンをスクリーン印刷により形
成する工程を必要としないため、製造工程が短縮でき、
短納期で印刷配線板を製造できる。(1) Since the step of forming a through hole by a drill is not necessary and the step of forming a plating resist pattern by screen printing is not necessary, the manufacturing process can be shortened,
Printed wiring boards can be manufactured in a short time.
(2)YAG、あるいは、炭酸ガスレーザにより直接パタ
ーンを形成するため高精度で印刷配線板を製造すること
ができる。(2) Since a pattern is directly formed by YAG or carbon dioxide laser, a printed wiring board can be manufactured with high accuracy.
(3)回路パターンを形成するために、スクリーン版を
作成する必要がないため、製造数量の少ない製品は低コ
ストでできる。(3) Since it is not necessary to create a screen plate to form a circuit pattern, a product with a small manufacturing quantity can be manufactured at low cost.
第1図(a)〜(d)は本発明の第1の実施例の製造方
法を説明する工程順に示した断面図、第2図(a)〜
(d)は本発明の第2の実施例の製造方法を説明する工
程順に示した断面図である。 1……めっき触媒入り絶縁基板、2……プリプレグ、3
……無電解銅めっき、4……ソルダーレジスト、5……
スルホール、6……回路パターン、7……絶縁樹脂層。1 (a) to (d) are sectional views showing the manufacturing method of the first embodiment of the present invention in the order of steps, and FIGS. 2 (a) to (d).
7D is a sectional view showing the manufacturing method according to the second embodiment of the present invention in the order of steps. 1 ... Insulating substrate containing plating catalyst 2 ... Prepreg, 3
…… Electroless copper plating, 4 …… Solder resist, 5 ……
Through hole, 6 ... Circuit pattern, 7 ... Insulating resin layer.
Claims (1)
縁樹脂層を形成する工程と、レーザ光により前記絶縁基
板の表裏両面に形成された前記絶縁樹脂層を所定のパタ
ーンに除去すると同時に前記めっき触媒入り絶縁基板に
前記レーザ光により貫通孔を穿設する工程と、前記めっ
き触媒入り絶縁基板の露出した部分に無電解銅めっきを
析出させることにより回路パターンおよびスルーホール
を形成する工程と、前記めっき触媒入り絶縁基板の所定
の箇所にソルダレジストを形成する工程とを含むことを
特徴とする印刷配線板の製造方法。1. A step of forming insulating resin layers on both front and back surfaces of an insulating substrate containing a plating catalyst, and removing the insulating resin layers formed on both front and back surfaces of the insulating substrate into a predetermined pattern by laser light and at the same time. A step of forming a through hole in the plating catalyst-containing insulating substrate by the laser beam, and a step of forming a circuit pattern and a through hole by depositing electroless copper plating on the exposed portion of the plating catalyst-containing insulating substrate, And a step of forming a solder resist on a predetermined portion of the insulating substrate containing the plating catalyst.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18673889A JPH0770830B2 (en) | 1989-07-18 | 1989-07-18 | Method for manufacturing printed wiring board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18673889A JPH0770830B2 (en) | 1989-07-18 | 1989-07-18 | Method for manufacturing printed wiring board |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0350791A JPH0350791A (en) | 1991-03-05 |
JPH0770830B2 true JPH0770830B2 (en) | 1995-07-31 |
Family
ID=16193787
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18673889A Expired - Fee Related JPH0770830B2 (en) | 1989-07-18 | 1989-07-18 | Method for manufacturing printed wiring board |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0770830B2 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005071144A (en) * | 2003-08-26 | 2005-03-17 | Toppan Printing Co Ltd | Antenna coil for ic tag and manufacturing method thereof |
TW200948238A (en) * | 2008-05-13 | 2009-11-16 | Unimicron Technology Corp | Structure and manufacturing process for circuit board |
TWI466604B (en) * | 2008-12-08 | 2014-12-21 | Unimicron Technology Corp | Wiring board and fabrication process thereof |
JP5594876B2 (en) | 2010-06-23 | 2014-09-24 | ミネベア株式会社 | Motor support structure and actuator using the same |
-
1989
- 1989-07-18 JP JP18673889A patent/JPH0770830B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JPH0350791A (en) | 1991-03-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4915983A (en) | Multilayer circuit board fabrication process | |
JPH081984B2 (en) | Circuit board manufacturing method | |
DE3688255T2 (en) | METHOD FOR PRODUCING MULTI-LAYER BOARDS. | |
JPH0770830B2 (en) | Method for manufacturing printed wiring board | |
JP3390791B2 (en) | Multilayer printed wiring board, method for manufacturing the same, transfer master used for manufacturing multilayer printed wiring board, and method for manufacturing the same | |
JPH1041636A (en) | Manufacture of multilayer printed wiring board | |
JP2685934B2 (en) | Method for manufacturing double-sided printed wiring board | |
JPH0294592A (en) | Manufacture of wiring board | |
JPH0149035B2 (en) | ||
US20020176961A1 (en) | Method of manufacturing multilayer substrates | |
JPH09232758A (en) | Manufacture of wiring board | |
JPS6155990A (en) | Method of producing printed circuit board | |
JPS61113296A (en) | Manufacture of printed circuit board | |
JPS588600B2 (en) | Ryomen Print High Senban no Seizouhouhou | |
JPH10335786A (en) | Manufacture of high-density printed wiring board | |
JPH01189993A (en) | Manufacture of printed wiring board | |
JPS5877287A (en) | Method of producing printed circuit board | |
JPH0314291A (en) | Manufacture of solid multilayer substrate | |
JP2000349418A (en) | Manufacture of printed wiring board | |
JPS61252689A (en) | Manufacture of printed circuit board | |
JPH0513955A (en) | Formation of plated resist layer in partial additive process | |
JPH11233920A (en) | Printed wiring board and manufacture of the same | |
JPS62130589A (en) | Manufacture of flexible wiring substrate | |
JPH08335765A (en) | Production of wiring board | |
JPS5839099A (en) | Method of producing multilayer printed circuit board |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080731 Year of fee payment: 13 |
|
LAPS | Cancellation because of no payment of annual fees |