JPH0728738Y2 - パルス幅変調信号発生回路 - Google Patents
パルス幅変調信号発生回路Info
- Publication number
- JPH0728738Y2 JPH0728738Y2 JP1989047905U JP4790589U JPH0728738Y2 JP H0728738 Y2 JPH0728738 Y2 JP H0728738Y2 JP 1989047905 U JP1989047905 U JP 1989047905U JP 4790589 U JP4790589 U JP 4790589U JP H0728738 Y2 JPH0728738 Y2 JP H0728738Y2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- output
- value
- digit
- pwm
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 title claims description 13
- 230000000630 rising effect Effects 0.000 claims description 6
- 238000001514 detection method Methods 0.000 description 61
- 238000010586 diagram Methods 0.000 description 4
- 230000010354 integration Effects 0.000 description 3
- 230000007423 decrease Effects 0.000 description 2
- 102100040079 A-kinase anchor protein 4 Human genes 0.000 description 1
- 101710109924 A-kinase anchor protein 4 Proteins 0.000 description 1
- 101000906396 Mus musculus Glutathione S-transferase Mu 5 Proteins 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
Landscapes
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1989047905U JPH0728738Y2 (ja) | 1989-04-24 | 1989-04-24 | パルス幅変調信号発生回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1989047905U JPH0728738Y2 (ja) | 1989-04-24 | 1989-04-24 | パルス幅変調信号発生回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH02138925U JPH02138925U (enrdf_load_stackoverflow) | 1990-11-20 |
| JPH0728738Y2 true JPH0728738Y2 (ja) | 1995-06-28 |
Family
ID=31564247
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1989047905U Expired - Lifetime JPH0728738Y2 (ja) | 1989-04-24 | 1989-04-24 | パルス幅変調信号発生回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0728738Y2 (enrdf_load_stackoverflow) |
-
1989
- 1989-04-24 JP JP1989047905U patent/JPH0728738Y2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH02138925U (enrdf_load_stackoverflow) | 1990-11-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5363419A (en) | Dual phase-locked-loop having forced mid range fine control zero at handover | |
| US4623846A (en) | Constant duty cycle, frequency programmable clock generator | |
| US4741006A (en) | Up/down counter device with reduced number of discrete circuit elements | |
| US5097490A (en) | Apparatus and method for improving the resolution with which a test signal is counted | |
| US4296380A (en) | Programmable digital frequency divider for synthesizing signals at desired frequency | |
| US4618850A (en) | A/D converter having digitally controlled subranging and self alignment apparatus for use therein | |
| JPH0728738Y2 (ja) | パルス幅変調信号発生回路 | |
| US6448827B1 (en) | Three-phase pulse width modulation waveform generator | |
| US5543794A (en) | Successive approximation analog-to-digital converter using CMOS inverter with pull-up and/or pull-down switches | |
| US4772833A (en) | Feedback control system for producing pulse width modulation control signal | |
| JPH05955B2 (enrdf_load_stackoverflow) | ||
| US4599600A (en) | Conversion of quadrature signals into counter control pulses | |
| JPH0758892B2 (ja) | ディジタルパルス幅変調回路 | |
| JP2847604B2 (ja) | カウンタ回路内蔵のｉｃおよびワンチップマイクロコンピュータ | |
| US4494079A (en) | Microprocessor controlled phase locked loops | |
| JPH0241933B2 (enrdf_load_stackoverflow) | ||
| JPH0227401A (ja) | オフセット制御回路 | |
| JP3036869B2 (ja) | Ａｄ変換回路 | |
| US4473819A (en) | Digital-to-analog conversion apparatus with a variable active-level | |
| JP2876952B2 (ja) | 逐次比較型ａ／ｄ変換器 | |
| SU987681A1 (ru) | Регистр | |
| JP2692976B2 (ja) | 同期式カウンタ | |
| JPH0214617A (ja) | カウンタ装置 | |
| JP2757714B2 (ja) | フレームパルス生成回路 | |
| JP2584991B2 (ja) | デジタル制御温度補償型水晶発振器 |