JPH07201968A - Method of forming element isolation region - Google Patents

Method of forming element isolation region

Info

Publication number
JPH07201968A
JPH07201968A JP35191893A JP35191893A JPH07201968A JP H07201968 A JPH07201968 A JP H07201968A JP 35191893 A JP35191893 A JP 35191893A JP 35191893 A JP35191893 A JP 35191893A JP H07201968 A JPH07201968 A JP H07201968A
Authority
JP
Japan
Prior art keywords
oxide film
substrate
element isolation
field
isolation region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP35191893A
Other languages
Japanese (ja)
Inventor
Yuuri Mizuo
有里 水尾
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Steel Corp
Original Assignee
Nippon Steel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Steel Corp filed Critical Nippon Steel Corp
Priority to JP35191893A priority Critical patent/JPH07201968A/en
Publication of JPH07201968A publication Critical patent/JPH07201968A/en
Withdrawn legal-status Critical Current

Links

Landscapes

  • Element Separation (AREA)

Abstract

PURPOSE:To obtain a field oxide film which does not protrude from the surface of a substrate by a method wherein the first field oxidation is performed, the oxide film is removed by etching and the field oxidation is performed again so as to obtain the required thickness of the oxide film. CONSTITUTION:A silicon substrate 1 is subjected to wet oxidation to form an oxide film 6 and, further, the part of the oxide film 6 on a region 5 where an element isolation is to be formed is totally removed to form a recess with a depth of 275nm which is the part of the silicon substrate 1 corroded by the oxide film 6. The element isolation part of the substrate 1 is further subjected to wet oxidation to form a field oxide film 7 with a thickness of 500nm. With this process, the substrate 1 is corroded by the field oxide film 1 by a depth of 45% of the thickness of 500nm of the field oxide film 7, i.e., 225nm, and the oxide film with a thickness of 275nm, i.e., 55% of 500nm is built up on it. As a result, the field oxide film 7 whose surface is on the approximately same plane as the surface of the substrate 1, which is flat as a whole and whose thickness is 500nm can be formed.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、半導体装置に於て、シ
リコン基板を選択酸化して素子分離領域を形成するため
の方法に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for selectively oxidizing a silicon substrate to form an element isolation region in a semiconductor device.

【0002】[0002]

【従来の技術】従来から互いに隣接する素子間の領域を
公知のLOCOS法(熱酸化法)を用いて選択酸化して
フィールド酸化膜を形成し、素子分離領域とすることが
一般に広く知られている。これは、まずシリコン基板表
面を酸化させて所定の厚さの酸化膜を形成し、その上に
窒化シリコン膜を形成し、更に素子が形成されるべき領
域上のみマスクとして窒化シリコン膜が残るようにパタ
ーニングする。そして、基板表面を再度酸化させること
により、窒化シリコン膜に覆われていない領域、即ち素
子分離領域が形成されるべき領域に厚いフィールド酸化
膜を形成するものである。
2. Description of the Related Art Conventionally, it has been widely known that a region between elements adjacent to each other is selectively oxidized by using a known LOCOS method (thermal oxidation method) to form a field oxide film to form an element isolation region. There is. This is done by first oxidizing the surface of the silicon substrate to form an oxide film of a predetermined thickness, forming a silicon nitride film on it, and leaving the silicon nitride film as a mask only on the region where the device is to be formed. Pattern. Then, by oxidizing the surface of the substrate again, a thick field oxide film is formed in a region not covered with the silicon nitride film, that is, a region where an element isolation region is to be formed.

【0003】しかしながら、このLOCOS法でフィー
ルド酸化膜を厚くして寄生MOS効果を防止しようとす
ると、素子分離用絶縁膜の段差が急になり、配線のカバ
レッジが悪くなる。これを改善するために、素子分離領
域の平坦化を図るべく基板に予め溝を掘り、LOCOS
酸化を行う方法や、基板に予め溝を掘り、絶縁膜で埋め
込むBOX法に代表される方法、所謂トレンチ型素子分
離法が提案されており、例えば特開昭57−17054
7号にその一例が開示されている。
However, if the field oxide film is thickened by the LOCOS method to prevent the parasitic MOS effect, the step difference of the insulating film for element isolation becomes steep and the coverage of the wiring deteriorates. In order to improve this, a groove is previously formed in the substrate in order to flatten the element isolation region, and LOCOS is applied.
A method of oxidization, a method represented by a BOX method of digging a groove in a substrate in advance and filling it with an insulating film, a so-called trench type element isolation method has been proposed, for example, JP-A-57-17054.
No. 7 discloses one such example.

【0004】[0004]

【発明が解決しようとする課題】上記したトレンチ型素
子分離法は、工程が複雑な上、基板をエッチングするこ
とによりダメージを受け、場合によっては基板に結晶欠
陥を生じ、素子の特性が劣化すると云う問題があった。
The above-mentioned trench type element isolation method has complicated steps, and is damaged by etching the substrate, which may cause crystal defects in the substrate and deteriorate the characteristics of the element. There was a problem to say.

【0005】そこで、本発明は、基板にダメージを生じ
ることなく表面が平坦化された素子分離領域の形成方法
を提供することを目的とする。
Therefore, an object of the present invention is to provide a method for forming an element isolation region whose surface is flattened without causing damage to the substrate.

【0006】[0006]

【課題を解決するための手段】本発明は上記課題を解決
するために、シリコン基板にて互いに隣接する素子同士
を電気的に分離するための素子分離領域の形成方法であ
って、前記シリコン基板上にシリコン酸化膜を形成する
過程と、前記シリコン酸化膜上に窒化シリコン膜を形成
する過程と、素子分離領域を形成すべき領域上の前記シ
リコン酸化膜が露出するように前記窒化シリコン膜をパ
ターニングする過程と、前記窒化シリコン膜をマスクと
して前記素子分離領域を形成すべき領域の前記シリコン
基板を酸化することにより酸化膜を形成する第1のフィ
ールド酸化過程と、前記第1のフィールド酸化過程にて
形成された前記酸化膜をエッチングにより除去して凹部
を形成する過程と、前記凹部を再度酸化してフィールド
酸化膜を形成する第2のフィールド酸化過程とを有する
ことを特徴とする素子分離領域の形成方法を提供する。
In order to solve the above problems, the present invention provides a method for forming an element isolation region for electrically isolating elements adjacent to each other on a silicon substrate, the method comprising the steps of: A step of forming a silicon oxide film thereon, a step of forming a silicon nitride film on the silicon oxide film, and a step of forming the silicon nitride film so that the silicon oxide film on a region where an element isolation region is to be formed is exposed. Patterning process, a first field oxidation process of forming an oxide film by oxidizing the silicon substrate in a region where the element isolation region is to be formed using the silicon nitride film as a mask, and the first field oxidation process A step of forming a recess by removing the oxide film formed by etching, and forming a field oxide film by re-oxidizing the recess. Method for forming a device isolation region and having a second field oxidation process.

【0007】[0007]

【作用】LOCOS法に於て、まず、第1のフィールド
酸化を行い、その後、エッチングによりその酸化膜を除
去し、基板に凹部を形成する。そして、再度所定の膜厚
となるようにフィールド酸化を行うと、基板の表面から
突出しないフィールド酸化膜が得られる。このとき、基
板でなく、酸化膜をエッチングして凹部を形成すること
から基板への影響がない。また、通常、このような酸化
では約45%が基板内を浸食し、55%が基板上に成長
することから、第1のフィールド酸化による酸化膜の膜
厚と、第2のフィールド酸化による酸化膜の膜厚との比
を1.22:1とすることで、殆どフィールド酸化膜の
表面と基板の表面とが一致する。
In the LOCOS method, first, the first field oxidation is performed, and then the oxide film is removed by etching to form a recess in the substrate. Then, when field oxidation is performed again so as to have a predetermined film thickness, a field oxide film that does not protrude from the surface of the substrate is obtained. At this time, the substrate is not affected because the recess is formed by etching the oxide film, not the substrate. Further, usually, in such oxidation, about 45% erodes the inside of the substrate and 55% grows on the substrate. Therefore, the thickness of the oxide film formed by the first field oxidation and the oxidation formed by the second field oxidation are increased. By setting the ratio of the film thickness to 1.22: 1, the surface of the field oxide film and the surface of the substrate almost coincide with each other.

【0008】[0008]

【実施例】以下に、添付の図面を参照して本発明の一実
施例について説明する。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS An embodiment of the present invention will be described below with reference to the accompanying drawings.

【0009】図1(a)〜図1(d)は素子分離領域の
形成手順を示す縦断面図である。本実施例では最終的に
500nmの膜厚のフィールド酸化膜を得る場合の例を
示す。
FIGS. 1A to 1D are vertical sectional views showing a procedure for forming an element isolation region. In this embodiment, an example of finally obtaining a field oxide film having a film thickness of 500 nm will be shown.

【0010】まず、図1(a)に示すように、シリコン
基板1上にドライ酸化により薄いシリコン酸化膜2(1
0nm〜30nm)を形成する。続いて減圧CVD法に
より窒化シリコン膜3を150nm〜200nm形成
し、素子を形成すべき領域4以外、即ち素子分離領域を
形成すべき領域5のシリコン酸化膜2が露出するように
窒化シリコン膜3をパターニングする。
First, as shown in FIG. 1A, a thin silicon oxide film 2 (1) is formed on a silicon substrate 1 by dry oxidation.
0 nm to 30 nm) is formed. Subsequently, a silicon nitride film 3 is formed to a thickness of 150 nm to 200 nm by a low pressure CVD method, and the silicon nitride film 3 is exposed so that the silicon oxide film 2 in regions other than the regions 4 where elements are to be formed, that is, regions 5 where element isolation regions are to be formed is exposed. Pattern.

【0011】次に、図1(b)に示すように、シリコン
基板1をウェット酸化により酸化することで膜厚610
nmの酸化膜6を形成する(第1のフィールド酸化)。
このときの酸化膜6のシリコン基板1への浸食は、膜厚
610nmの45%、即ち275nmとなる。
Next, as shown in FIG. 1B, the silicon substrate 1 is oxidized by wet oxidation to form a film thickness 610.
An oxide film 6 having a thickness of nm is formed (first field oxidation).
The erosion of the oxide film 6 on the silicon substrate 1 at this time is 45% of the film thickness 610 nm, that is, 275 nm.

【0012】更に、図1(c)に示すように、弗酸によ
るウェットエッチングにより素子分離領域を形成すべき
領域5の酸化膜6を全面除去することにより、酸化膜6
のシリコン基板1への浸食分、即ち275nmの深さの
凹部1aがシリコン基板1に形成される。
Further, as shown in FIG. 1C, the oxide film 6 in the region 5 where the element isolation region is to be formed is entirely removed by wet etching with hydrofluoric acid, whereby the oxide film 6 is removed.
Of the erosion on the silicon substrate 1, that is, the concave portion 1a having a depth of 275 nm is formed on the silicon substrate 1.

【0013】最後に、図1(d)に示すように、再度、
素子分離領域5のシリコン基板1をウェット酸化で酸化
することにより500nmのフィールド酸化膜7を形成
する(第2のフィールド酸化)。すると、このフィール
ド酸化膜7のうち、500nmの45%、即ち225n
mが基板1を浸食し、その上に500nmの55%、即
ち275nmの酸化膜が成長する。その結果、表面が基
板1の表面と略一致し、全体として平坦な500nmの
厚さのフィールド酸化膜7を形成できる。
Finally, again as shown in FIG.
A 500 nm field oxide film 7 is formed by oxidizing the silicon substrate 1 in the element isolation region 5 by wet oxidation (second field oxidation). Then, of this field oxide film 7, 45% of 500 nm, that is, 225 n
m erodes the substrate 1, and 55% of 500 nm, that is, 275 nm of an oxide film grows on it. As a result, the surface of the substrate 1 is substantially aligned with the surface of the substrate 1, and the flat field oxide film 7 having a thickness of 500 nm can be formed as a whole.

【0014】[0014]

【発明の効果】以上説明したように本発明によれば、L
OCOS法に於て、まず、第1のフィールド酸化を行
い、その後、エッチングによりその酸化膜を除去し、基
板に凹部を形成する。そして、再度所定の膜厚となるよ
うにフィールド酸化を行うと、基板の表面から突出しな
いフィールド酸化膜が得られる。このとき、基板でな
く、酸化膜をエッチングして凹部を形成することから基
板への影響がない。また、通常、このような酸化では約
45%が基板内を浸食し、55%が基板上に成長するこ
とから、第1のフィールド酸化による酸化膜の膜厚と、
第2のフィールド酸化による酸化膜の膜厚との比を1.
22:1とすることで、殆どフィールド酸化膜の表面と
基板の表面とが一致する。従って、基板にダメージを生
じることなく表面が平坦化され素子分離領域を形成でき
る。
As described above, according to the present invention, L
In the OCOS method, first, first field oxidation is performed, and then the oxide film is removed by etching to form a recess in the substrate. Then, when field oxidation is performed again so as to have a predetermined film thickness, a field oxide film that does not protrude from the surface of the substrate is obtained. At this time, the substrate is not affected because the recess is formed by etching the oxide film, not the substrate. Further, usually, in such oxidation, about 45% corrodes the inside of the substrate and 55% grows on the substrate. Therefore, the film thickness of the oxide film by the first field oxidation,
The ratio to the thickness of the oxide film formed by the second field oxidation is 1.
By setting the ratio to 22: 1, the surface of the field oxide film almost coincides with the surface of the substrate. Therefore, the surface is flattened and an element isolation region can be formed without damaging the substrate.

【図面の簡単な説明】[Brief description of drawings]

【図1】(a)〜(d)は素子分離領域の形成手順を示
す縦断面図である。
1A to 1D are vertical cross-sectional views showing a procedure for forming an element isolation region.

【符号の説明】[Explanation of symbols]

1 シリコン基板 1a 凹部 2 シリコン酸化膜膜 3 窒化シリコン膜 4 素子を形成すべき領域 5 素子分離領域を形成すべき領域 6 酸化膜 7 フィールド酸化膜 1 Silicon Substrate 1a Recess 2 Silicon Oxide Film 3 Silicon Nitride Film 4 Region to Form Element 5 Region to Form Element Isolation Region 6 Oxide Film 7 Field Oxide Film

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 シリコン基板にて互いに隣接する素子
同士を電気的に分離するための素子分離領域の形成方法
であって、 前記シリコン基板上にシリコン酸化膜を形成する過程
と、 前記シリコン酸化膜上に窒化シリコン膜を形成する過程
と、 素子分離領域を形成すべき領域上の前記シリコン酸化膜
が露出するように前記窒化シリコン膜をパターニングす
る過程と、 前記窒化シリコン膜をマスクとして前記素子分離領域を
形成すべき領域の前記シリコン基板を酸化することによ
り酸化膜を形成する第1のフィールド酸化過程と、 前記第1のフィールド酸化過程にて形成された前記酸化
膜をエッチングにより除去して凹部を形成する過程と、 前記凹部を再度酸化してフィールド酸化膜を形成する第
2のフィールド酸化過程とを有することを特徴とする素
子分離領域の形成方法。
1. A method of forming an element isolation region for electrically isolating elements adjacent to each other on a silicon substrate, the method comprising forming a silicon oxide film on the silicon substrate, A step of forming a silicon nitride film thereon, a step of patterning the silicon nitride film to expose the silicon oxide film on a region where an element isolation region is to be formed, and a step of using the silicon nitride film as a mask A first field oxidation process of forming an oxide film by oxidizing the silicon substrate in a region where a region is to be formed, and a recess formed by etching the oxide film formed in the first field oxidation process. And a second field oxidation step of re-oxidizing the recess to form a field oxide film. Method for forming isolation region.
【請求項2】 前記窒化シリコン膜をマスクとして素
子分離領域を形成すべき領域に形成する酸化膜の膜厚
と、前記凹部を再度酸化して形成するフィールド酸化膜
の膜厚との比が、1.22:1となっていることを特徴
とする請求項1に記載の素子分離領域の形成方法。
2. The ratio of the film thickness of an oxide film formed in a region where an element isolation region is to be formed using the silicon nitride film as a mask to the film thickness of a field oxide film formed by re-oxidizing the recess is: The element isolation region forming method according to claim 1, wherein the ratio is 1.22: 1.
JP35191893A 1993-12-28 1993-12-28 Method of forming element isolation region Withdrawn JPH07201968A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP35191893A JPH07201968A (en) 1993-12-28 1993-12-28 Method of forming element isolation region

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP35191893A JPH07201968A (en) 1993-12-28 1993-12-28 Method of forming element isolation region

Publications (1)

Publication Number Publication Date
JPH07201968A true JPH07201968A (en) 1995-08-04

Family

ID=18420509

Family Applications (1)

Application Number Title Priority Date Filing Date
JP35191893A Withdrawn JPH07201968A (en) 1993-12-28 1993-12-28 Method of forming element isolation region

Country Status (1)

Country Link
JP (1) JPH07201968A (en)

Similar Documents

Publication Publication Date Title
US6844240B2 (en) Semiconductor device having trench isolation
US5393692A (en) Recessed side-wall poly plugged local oxidation
JPH10303291A (en) Semiconductor device and its manufacture
US5318922A (en) Method for manufacturing a semiconductor device
KR100449320B1 (en) Method for forming isolation layer in semiconductor device
JPH0697297A (en) Semiconductor element provided with contact and its manufacture
JPH10289946A (en) Manufacture of semiconductor device
JP3104791B2 (en) Method for manufacturing semiconductor device
KR19990025534A (en) How to form trench isolation region
JP2000031261A (en) Trench isolation forming method of semiconductor device
JPH07201968A (en) Method of forming element isolation region
JP2833323B2 (en) Semiconductor device
JP3049904B2 (en) Manufacturing method of dielectric isolation wafer
KR980012242A (en) Method for forming element isolation region of semiconductor device
JPH07122518A (en) Formation of contact electrode
JPH09205137A (en) Method for forming element isolation region
JP2836587B2 (en) Method for manufacturing semiconductor device
KR100303438B1 (en) Device isolation method of semiconductor device
KR100439107B1 (en) Method for forming isolation layer of semiconductor device to prevent leakage current
KR100245087B1 (en) Method of forming an element isolation film in a semiconductor device
KR960013501B1 (en) Field oxide film forming method of semiconductor device
KR20000018502A (en) Method for manufacturing a trench isolation
KR100223758B1 (en) Method of forming a device isolation film of semiconductor device
KR100244397B1 (en) Method of forming an element isolation region in a semiconductor device
JP2002100671A (en) Semiconductor device and its manufacturing method

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20010306