JPH07169659A - Method of joining semiconductor wafer - Google Patents

Method of joining semiconductor wafer

Info

Publication number
JPH07169659A
JPH07169659A JP28395494A JP28395494A JPH07169659A JP H07169659 A JPH07169659 A JP H07169659A JP 28395494 A JP28395494 A JP 28395494A JP 28395494 A JP28395494 A JP 28395494A JP H07169659 A JPH07169659 A JP H07169659A
Authority
JP
Japan
Prior art keywords
semiconductor wafers
polished
joining
mirror
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP28395494A
Other languages
Japanese (ja)
Inventor
Masaru Shinpo
優 新保
Kiyoshi Fukuda
潔 福田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP28395494A priority Critical patent/JPH07169659A/en
Publication of JPH07169659A publication Critical patent/JPH07169659A/en
Pending legal-status Critical Current

Links

Landscapes

  • Crystals, And After-Treatments Of Crystals (AREA)
  • Cleaning Or Drying Semiconductors (AREA)

Abstract

PURPOSE:To provide a method of joining semiconductor wafers together which enables direct joining of semiconductor wafers without interposing foreign matters. CONSTITUTION:The surfaces of two semiconductor wafers are mirror-polished, at least one of the polished surfaces is treated by hydrofluoric acid solution and washed by water, the polished surfaces of the two semiconductor wafers are joined mutually under clean conditions and thereafter they are heated. Semiconductor wafers are joined in this way.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明はシリコンなどの半導体ウ
ェハの接合方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for joining semiconductor wafers such as silicon.

【0002】[0002]

【従来の技術】半導体ウェハの面上に同種の、または組
成や不純物濃度の異なる他の半導体層を形成する技術
は、種々の方法が知られている。例えば化学蒸着法や物
理蒸着法を応用した気相成長法、液相エピタキシャル成
長法、合金接合法、半田などの接着層を利用した接着法
などである。しかしながら従来の各種蒸着法では堆積速
度が遅く、例えば数100μmといった半導体層を形成
しようとすると極めて長い時間を要するという問題があ
る。また異種材料の接着層で半導体ウェハを接合する方
法では,昇温すると接着層材料が半導体中に拡散した
り、化合物を生成して変質をおこすという不都合があ
る。
2. Description of the Related Art Various methods are known as techniques for forming another semiconductor layer of the same type or different in composition and impurity concentration on the surface of a semiconductor wafer. For example, there are a vapor phase growth method applying a chemical vapor deposition method or a physical vapor deposition method, a liquid phase epitaxial growth method, an alloy joining method, an adhesion method using an adhesive layer such as solder. However, various conventional vapor deposition methods have a problem that the deposition rate is slow, and it takes an extremely long time to form a semiconductor layer having a thickness of, for example, several 100 μm. Further, the method of joining the semiconductor wafers with the adhesive layers of different materials has the disadvantages that the adhesive layer material diffuses into the semiconductor when heated and the compound is generated to cause alteration.

【0003】[0003]

【発明が解決しようとする課題】上述したように従来の
各種蒸着法では厚い半導体層を堆積する場合、長い時間
を要するという問題があり、異種材料の接着層で半導体
ウェハを接合する方法では、接着層材料が変質を起こす
という問題があった。
As described above, the conventional various vapor deposition methods have a problem that it takes a long time to deposit a thick semiconductor layer, and the method of joining semiconductor wafers with an adhesive layer made of a different material has the following problems. There is a problem that the adhesive layer material is deteriorated.

【0004】上記の問題を解決するために本発明は、半
導体ウェハ同士が異物の介在なしに直接接合できる半導
体ウェハの接合方法を提供することを目的とする。
In order to solve the above problems, it is an object of the present invention to provide a method for bonding semiconductor wafers, which allows semiconductor wafers to be directly bonded to each other without the presence of foreign matter.

【0005】[0005]

【課題を解決するための手段】上記の問題を解決するた
めの本発明は、2枚の半導体ウェハの表面を鏡面研磨
し、この研磨面のうちの少なくとも一方をフッ酸系の溶
液で処理し水洗して、前記2枚の半導体ウェハの各研磨
面同士を清浄な条件下で密着させて直接接合し、しかる
後にこれを加熱することを特徴とする半導体ウェハの接
合方法である。なお各研磨面は好ましくは表面粗さ50
nm以下とする。
According to the present invention for solving the above problems, the surfaces of two semiconductor wafers are mirror-polished, and at least one of the polished surfaces is treated with a hydrofluoric acid-based solution. It is a method of joining semiconductor wafers, which comprises rinsing with water, bringing the polished surfaces of the two semiconductor wafers into close contact with each other under clean conditions to directly join them, and then heating them. Each polished surface preferably has a surface roughness of 50.
nm or less.

【0006】[0006]

【作用】本発明によれば、鏡面研磨された半導体ウェハ
の研磨面の少なくとも一方をフッ酸系の溶液で処理する
ことにより研磨面の不純物を取り除くことができ、この
後に研磨面同士を密着させて異物の介在なしに直接接合
し、この後に加熱をすることによって接合をより強固に
することができる。
According to the present invention, impurities on the polishing surface can be removed by treating at least one of the polishing surfaces of the mirror-polished semiconductor wafer with a hydrofluoric acid-based solution. After that, the polishing surfaces are brought into close contact with each other. It is possible to make the joint stronger by directly joining it without the presence of foreign matter and then heating it.

【0007】[0007]

【実施例】【Example】

(実施例1)表面粗さ50nm以下に鏡面研磨された2
インチ径のn型(100)シリコンウェハ(厚さ600
μm、比抵抗1Ω−cm)を用意し、酸素中1100℃
で30分処理して、表面に600nmの熱酸化膜を形成
した。このウェハ表面にダイヤモンドブレードにより、
深さ100μm、幅40μmの溝を5mmピッチで格子
上に形成した。次いで、フッ酸系の溶液であるフッ酸−
硝酸−酢酸の混液で処理して粉砕層を除去した。次に4
0%フッ化アンモニウム液に浸漬して酸化膜層を除去し
た後水洗した。
(Example 1) 2 which was mirror-polished to have a surface roughness of 50 nm or less
Inch diameter n-type (100) silicon wafer (thickness 600
μm, specific resistance 1 Ω-cm), prepared in oxygen at 1100 ° C.
And a thermal oxide film of 600 nm was formed on the surface. With a diamond blade on the surface of this wafer,
Grooves having a depth of 100 μm and a width of 40 μm were formed on the grid at a pitch of 5 mm. Next, hydrofluoric acid, which is a hydrofluoric acid-based solution,
The ground layer was removed by treatment with a mixed solution of nitric acid-acetic acid. Then 4
It was immersed in a 0% ammonium fluoride solution to remove the oxide film layer, and then washed with water.

【0008】別に表面粗さ50nm以下に鏡面研磨され
た2インチ径のn型(100)シリコンウェハ(厚さ3
00μm、比抵抗60Ω−cm)を用意し、これを硫酸
−過酸化水素混液で洗浄処理した。
A 2-inch diameter n-type (100) silicon wafer (thickness 3
00 μm, specific resistance 60 Ω-cm) was prepared and washed with a sulfuric acid-hydrogen peroxide mixture solution.

【0009】この2枚のウェハをさらに純水中で十分に
洗浄した後、フレオン乾燥し、ゴミ浮遊量20個/cm
3 以下のクリーンルーム内で両者の研磨面(一方は溝が
形成されている)を直接接触させて圧迫した。この結
果、強固なウェハ接合体が得られた。
The two wafers were further thoroughly washed in pure water, then freon-dried, and the dust floating amount was 20 / cm.
In a clean room of 3 or less, both polishing surfaces (one of which has a groove) were directly contacted and pressed. As a result, a strong wafer bonded body was obtained.

【0010】この接合体を窒素中で1200℃まで加熱
した後、赤外線顕微鏡で接合面を観察した結果、溝部以
外はボイドなしに接合されていることが確認された。 (実施例2)2インチ径で比抵抗5Ω−cmのp型シリ
コンウェハとこれと同径で比抵抗1Ω−cmのn型シリ
コンウェハを用意した。両者とも、一方の面が表面粗さ
50nm以下に鏡面研磨されており、厚さは400μm
である。両ウェハの研磨面に3mmピッチで深さ40μ
m、幅100μmのすだれ状溝を化学エッチングにより
形成した。このエッチングのマスクにはホトレジストを
用い、エッチング液にはフッ酸系の溶液であるフッ酸−
硝酸−酢酸の混液を用いた。これらのウェハを水洗、乾
燥し、クリーンルーム内で両者の研磨面を溝が違いに直
交するように接触させ、圧迫して接着した。
After heating the joined body to 1200 ° C. in nitrogen, the joint surface was observed with an infrared microscope, and it was confirmed that the joints were joined without voids except for the groove portions. (Example 2) A p-type silicon wafer having a diameter of 2 inches and a specific resistance of 5 Ω-cm and an n-type silicon wafer having the same diameter and a specific resistance of 1 Ω-cm were prepared. Both of them have one surface mirror-polished with a surface roughness of 50 nm or less, and a thickness of 400 μm.
Is. Depth of 40μ at 3mm pitch on the polished surface of both wafers
A m-shaped and 100 μm-wide interdigital groove was formed by chemical etching. A photoresist is used as a mask for this etching, and the etching solution is hydrofluoric acid, which is a hydrofluoric acid-based solution.
A nitric acid-acetic acid mixture was used. These wafers were washed with water and dried, and then, in a clean room, the polished surfaces of both were brought into contact with each other so that the grooves were orthogonal to each other, and pressed to bond them.

【0011】このウェハ接合体を窒素中で1100℃ま
で加熱した後、溝に沿ってダイヤモンドブレードで分割
し、3mm口のダイヤモンドペレットとした。いずれの
ダイヤモンドペレットも十分な整流特性を示した。
After heating this wafer bonded body to 1100 ° C. in nitrogen, it was divided along a groove with a diamond blade to obtain a diamond pellet having a 3 mm opening. All diamond pellets showed sufficient rectifying characteristics.

【0012】[0012]

【発明の効果】以上説明したように本発明によれば、半
導体ウェハ同士が異物の介在なしに直接接合できる半導
体ウェハの接合方法を提供することができる。
As described above, according to the present invention, it is possible to provide a semiconductor wafer bonding method capable of directly bonding semiconductor wafers to each other without interposing foreign matter.

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 2枚の半導体ウェハの表面を鏡面研磨
し、この研磨面のうちの少なくとも一方をフッ酸系の溶
液で処理し水洗して、前記2枚の半導体ウェハの各研磨
面同士を清浄な条件下で密着させて直接接合し、しかる
後にこれを加熱することを特徴とする半導体ウェハの接
合方法。
1. The surface of two semiconductor wafers is mirror-polished, and at least one of the polished surfaces is treated with a hydrofluoric acid-based solution and washed with water, so that the polished surfaces of the two semiconductor wafers are bonded to each other. A method for bonding semiconductor wafers, which comprises contacting the members directly under clean conditions to directly bond them, and then heating them.
【請求項2】 鏡面研磨面の表面粗さが50nm以下で
ある請求項1記載の半導体ウェハの接合方法。
2. The semiconductor wafer bonding method according to claim 1, wherein the mirror-polished surface has a surface roughness of 50 nm or less.
JP28395494A 1994-10-25 1994-10-25 Method of joining semiconductor wafer Pending JPH07169659A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP28395494A JPH07169659A (en) 1994-10-25 1994-10-25 Method of joining semiconductor wafer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP28395494A JPH07169659A (en) 1994-10-25 1994-10-25 Method of joining semiconductor wafer

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP58230336A Division JPH061752B2 (en) 1983-12-06 1983-12-06 Method for joining semiconductor wafers

Publications (1)

Publication Number Publication Date
JPH07169659A true JPH07169659A (en) 1995-07-04

Family

ID=17672380

Family Applications (1)

Application Number Title Priority Date Filing Date
JP28395494A Pending JPH07169659A (en) 1994-10-25 1994-10-25 Method of joining semiconductor wafer

Country Status (1)

Country Link
JP (1) JPH07169659A (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5013155A (en) * 1973-06-06 1975-02-12
JPS5613773A (en) * 1979-07-03 1981-02-10 Licentia Gmbh Fet and method of manufacturing same
JPS60121715A (en) * 1983-12-06 1985-06-29 Toshiba Corp Bonding method for semiconductor wafer
JPH0397215A (en) * 1989-09-11 1991-04-23 Toshiba Corp Manufacture of semiconductor wafer
JPH04313211A (en) * 1991-04-10 1992-11-05 Sony Corp Manufacture of pasted substrate

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5013155A (en) * 1973-06-06 1975-02-12
JPS5613773A (en) * 1979-07-03 1981-02-10 Licentia Gmbh Fet and method of manufacturing same
JPS60121715A (en) * 1983-12-06 1985-06-29 Toshiba Corp Bonding method for semiconductor wafer
JPH0397215A (en) * 1989-09-11 1991-04-23 Toshiba Corp Manufacture of semiconductor wafer
JPH04313211A (en) * 1991-04-10 1992-11-05 Sony Corp Manufacture of pasted substrate

Similar Documents

Publication Publication Date Title
JPH04119626A (en) Manufacture of junction wafer
JPH061752B2 (en) Method for joining semiconductor wafers
JPH05198549A (en) Manufacture of semiconductor substrate
JP2671419B2 (en) Method for manufacturing semiconductor device
JPH07283382A (en) Method of pasting silicon substrates
JPH07169659A (en) Method of joining semiconductor wafer
JPH0691006B2 (en) Method for joining semiconductor wafers
JPH02170514A (en) Method of mutually bonding silicon wafer for manufacturing semiconductor device
JPH0389519A (en) Manufacture of semiconductor substrate
JPH071791B2 (en) Method for manufacturing semiconductor substrate
JP2621851B2 (en) Semiconductor substrate bonding method
JP2752371B2 (en) Method for manufacturing semiconductor device
JPH03181115A (en) Manufacture of semiconductor substrate
JPS6271214A (en) Jointing method for semiconductor substrate
JPH0479209A (en) Manufacture of soi substrate
JP2584639B2 (en) Semiconductor substrate manufacturing method
JPH04199504A (en) Manufacture of semiconductor device
JPS63127531A (en) Manufacture of semiconductor device
JPS5935421A (en) Manufacture of semiconductor device
JPH03104224A (en) Manufacture of semiconductor device
JPS59219472A (en) Etching solution for interface protecting film
JPH05136014A (en) Manufacture of laminated soi substrate
RU2163410C1 (en) Silicon structure manufacturing process
Hansen Encapsulated Surface Barrier Particle Detectors Some Methods and Techniques
JPS5821337A (en) Post-treatment of semiconductor substrate