JPH0642343Y2 - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPH0642343Y2
JPH0642343Y2 JP233187U JP233187U JPH0642343Y2 JP H0642343 Y2 JPH0642343 Y2 JP H0642343Y2 JP 233187 U JP233187 U JP 233187U JP 233187 U JP233187 U JP 233187U JP H0642343 Y2 JPH0642343 Y2 JP H0642343Y2
Authority
JP
Japan
Prior art keywords
semiconductor chip
base material
resin
semiconductor device
wire
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP233187U
Other languages
English (en)
Japanese (ja)
Other versions
JPS63110045U (US08063081-20111122-C00044.png
Inventor
和夫 西谷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm Co Ltd
Original Assignee
Rohm Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohm Co Ltd filed Critical Rohm Co Ltd
Priority to JP233187U priority Critical patent/JPH0642343Y2/ja
Publication of JPS63110045U publication Critical patent/JPS63110045U/ja
Application granted granted Critical
Publication of JPH0642343Y2 publication Critical patent/JPH0642343Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3511—Warping

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Wire Bonding (AREA)
  • Die Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
JP233187U 1987-01-09 1987-01-09 半導体装置 Expired - Lifetime JPH0642343Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP233187U JPH0642343Y2 (ja) 1987-01-09 1987-01-09 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP233187U JPH0642343Y2 (ja) 1987-01-09 1987-01-09 半導体装置

Publications (2)

Publication Number Publication Date
JPS63110045U JPS63110045U (US08063081-20111122-C00044.png) 1988-07-15
JPH0642343Y2 true JPH0642343Y2 (ja) 1994-11-02

Family

ID=30781076

Family Applications (1)

Application Number Title Priority Date Filing Date
JP233187U Expired - Lifetime JPH0642343Y2 (ja) 1987-01-09 1987-01-09 半導体装置

Country Status (1)

Country Link
JP (1) JPH0642343Y2 (US08063081-20111122-C00044.png)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102157400A (zh) * 2011-01-30 2011-08-17 南通富士通微电子股份有限公司 高集成度晶圆扇出封装方法
CN102169879A (zh) * 2011-01-30 2011-08-31 南通富士通微电子股份有限公司 高集成度晶圆扇出封装结构

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6228490B2 (ja) 2014-03-04 2017-11-08 ローム株式会社 半導体装置および半導体装置の製造方法
JP2017069431A (ja) * 2015-09-30 2017-04-06 株式会社デンソー 半導体装置
CN105355569A (zh) * 2015-11-05 2016-02-24 南通富士通微电子股份有限公司 封装方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59169161A (ja) * 1983-03-16 1984-09-25 Hitachi Ltd 半導体装置
JPS6018939A (ja) * 1983-07-13 1985-01-31 Hitachi Micro Comput Eng Ltd 樹脂封止型半導体装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102157400A (zh) * 2011-01-30 2011-08-17 南通富士通微电子股份有限公司 高集成度晶圆扇出封装方法
CN102169879A (zh) * 2011-01-30 2011-08-31 南通富士通微电子股份有限公司 高集成度晶圆扇出封装结构

Also Published As

Publication number Publication date
JPS63110045U (US08063081-20111122-C00044.png) 1988-07-15

Similar Documents

Publication Publication Date Title
US6303985B1 (en) Semiconductor lead frame and package with stiffened mounting paddle
US6611047B2 (en) Semiconductor package with singulation crease
US5091341A (en) Method of sealing semiconductor device with resin by pressing a lead frame to a heat sink using an upper mold pressure member
KR100927319B1 (ko) 스탬핑된 리드프레임 및 그 제조 방법
JP2602076B2 (ja) 半導体装置用リードフレーム
US7652357B2 (en) Quad flat no-lead (QFN) packages
US6504238B2 (en) Leadframe with elevated small mount pads
JPH04291948A (ja) 半導体装置及びその製造方法及び放熱フィン
US5479050A (en) Leadframe with pedestal
JP4390317B2 (ja) 樹脂封止型半導体パッケージ
US6893898B2 (en) Semiconductor device and a method of manufacturing the same
US20020100963A1 (en) Semiconductor package and semiconductor device
JPH0642343Y2 (ja) 半導体装置
JP2593702B2 (ja) 半導体装置の製造方法
US20200294896A1 (en) Lead Frame Stabilizer for Improved Lead Planarity
JPS62109326A (ja) 半導体装置の製造方法
JP2983105B2 (ja) 半導体装置およびその製法
JPH0254665B2 (US08063081-20111122-C00044.png)
US20080157297A1 (en) Stress-Resistant Leadframe and Method
JP2819282B2 (ja) 半導体パッケージおよびその製造方法
JP3284604B2 (ja) 放熱板付樹脂封止半導体装置の製造方法
JPH0735403Y2 (ja) リードフレーム
JPH1154685A (ja) 半導体装置およびそれに使用されるリードフレーム
JP2003078101A (ja) 半導体装置とそれに用いられるリードフレームとその製造方法
JPH02189959A (ja) 半導体装置