JPH0629842A - デジタル信号プロセッサにより生じるスプリアス信号の減少方法 - Google Patents

デジタル信号プロセッサにより生じるスプリアス信号の減少方法

Info

Publication number
JPH0629842A
JPH0629842A JP5099857A JP9985793A JPH0629842A JP H0629842 A JPH0629842 A JP H0629842A JP 5099857 A JP5099857 A JP 5099857A JP 9985793 A JP9985793 A JP 9985793A JP H0629842 A JPH0629842 A JP H0629842A
Authority
JP
Japan
Prior art keywords
routine
power consumption
program
processor
command
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP5099857A
Other languages
English (en)
Japanese (ja)
Inventor
Thomas Hilpert
トーマス・ヒルパート
Stefan Mueller
シュテファン・ミュラー
Juergen Becher
ユルゲン・ベッヒヤー
Wilfried W Gehrig
ビルフリート・ベルナー・ゲーリッヒ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TDK Micronas GmbH
Original Assignee
Deutsche ITT Industries GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Deutsche ITT Industries GmbH filed Critical Deutsche ITT Industries GmbH
Publication of JPH0629842A publication Critical patent/JPH0629842A/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06J—HYBRID COMPUTING ARRANGEMENTS
    • G06J1/00—Hybrid computing arrangements
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Mathematical Physics (AREA)
  • Fuzzy Systems (AREA)
  • Software Systems (AREA)
  • Evolutionary Computation (AREA)
  • Automation & Control Theory (AREA)
  • Computer Hardware Design (AREA)
  • Power Sources (AREA)
  • Microcomputers (AREA)
  • Analogue/Digital Conversion (AREA)
JP5099857A 1992-04-24 1993-04-26 デジタル信号プロセッサにより生じるスプリアス信号の減少方法 Pending JPH0629842A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE4213504A DE4213504C1 (enExample) 1992-04-24 1992-04-24
DE4213504.4 1992-04-24

Publications (1)

Publication Number Publication Date
JPH0629842A true JPH0629842A (ja) 1994-02-04

Family

ID=6457393

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5099857A Pending JPH0629842A (ja) 1992-04-24 1993-04-26 デジタル信号プロセッサにより生じるスプリアス信号の減少方法

Country Status (5)

Country Link
US (1) US5446852A (enExample)
EP (1) EP0566942B1 (enExample)
JP (1) JPH0629842A (enExample)
KR (1) KR100287273B1 (enExample)
DE (2) DE4213504C1 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0727728A1 (en) * 1995-02-15 1996-08-21 International Business Machines Corporation Computer system power management
JP2002366596A (ja) * 2001-06-11 2002-12-20 Sharp Corp 高位合成装置および高位合成方法、高位合成方法による論理回路の製造方法、記録媒体
US7668210B1 (en) 2003-04-24 2010-02-23 Pmc-Sierra, Inc. Method and apparatus for reducing current demand variations in large fan-out trees
US7607030B2 (en) * 2006-06-27 2009-10-20 Hewlett-Packard Development Company, L.P. Method and apparatus for adjusting power consumption during server initial system power performance state
US7702931B2 (en) * 2006-06-27 2010-04-20 Hewlett-Packard Development Company, L.P. Adjusting power budgets of multiple servers
US7757107B2 (en) * 2006-06-27 2010-07-13 Hewlett-Packard Development Company, L.P. Maintaining a power budget
US7739548B2 (en) * 2006-06-27 2010-06-15 Hewlett-Packard Development Company, L.P. Determining actual power consumption for system power performance states
US7788511B2 (en) * 2007-08-16 2010-08-31 Texas Instruments Incorporated Method for measuring utilization of a power managed CPU
CN112487360B (zh) * 2020-11-20 2022-12-30 中国直升机设计研究所 一种基于统计分析的旋翼桨涡干扰噪声整周期平均方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3651777A (en) * 1970-04-15 1972-03-28 West Creek Co Inc Boat anchor
JPS5580921A (en) * 1978-11-21 1980-06-18 Fujitsu Ltd Unifying system for power consumption
US4758945A (en) * 1979-08-09 1988-07-19 Motorola, Inc. Method for reducing power consumed by a static microprocessor
US4603245A (en) * 1982-08-23 1986-07-29 Canon Kabushiki Kaisha Temperature control apparatus
JPS63265301A (ja) * 1987-04-22 1988-11-01 Mitsubishi Electric Corp 内燃機関の制御機器の発生ノイズ減少方法
US5010506A (en) * 1989-06-19 1991-04-23 Rockwell International Corporation Spurious level reduction and control method for direct digital synthesizers
US5072414A (en) * 1989-07-31 1991-12-10 Accuweb, Inc. Ultrasonic web edge detection method and apparatus
US5138709A (en) * 1990-04-11 1992-08-11 Motorola, Inc. Spurious interrupt monitor
US5249199A (en) * 1992-10-30 1993-09-28 Motorola, Inc. Method and apparatus for reducing spurious noise levels in an audio system

Also Published As

Publication number Publication date
EP0566942A2 (de) 1993-10-27
EP0566942B1 (de) 1998-08-26
US5446852A (en) 1995-08-29
DE59308907D1 (de) 1998-10-01
DE4213504C1 (enExample) 1993-06-24
KR100287273B1 (ko) 2001-04-16
KR930022171A (ko) 1993-11-23
EP0566942A3 (en) 1995-09-06

Similar Documents

Publication Publication Date Title
WO1986000432A1 (en) Electrical system having variable-frequency clock
US5551044A (en) Method and apparatus for interrupt/SMI# ordering
JPH0629842A (ja) デジタル信号プロセッサにより生じるスプリアス信号の減少方法
US6378022B1 (en) Method and apparatus for processing interruptible, multi-cycle instructions
US5600674A (en) Method and apparatus of an enhanced digital signal processor
US6167529A (en) Instruction dependent clock scheme
US20020019953A1 (en) Clock supply control apparatus and method
US7545112B2 (en) Fan motor control method and device thereof
GB2246455A (en) Altering the rate at which digital circuitry operates
US7519439B2 (en) Efficient digital processor for feedback control applications
US5796359A (en) Data conversion and processing system
US4975839A (en) Instruction decode method and arrangement suitable for a decoder of microprocessors
CN118394683A (zh) 基于dac的模拟信号输出方法、dac控制器、存储介质及微控制器
US10020815B2 (en) Apparatus for data converter with internal trigger circuitry and associated methods
US6389528B2 (en) Processor with a control instruction for sending control signals without interpretation for extension of instruction set
US20010042218A1 (en) Digital signal processor and power control circuit
CN115826731B (zh) 休眠控制方法及装置、存储介质和计算设备
US6553101B1 (en) DOS-based card-type voice mail system
JPH0517709Y2 (enExample)
CN210955053U (zh) 一种用于配置i2c总线芯片的接口电路
KR20090022662A (ko) 컴퓨팅 디바이스의 전력 감소 장치 및 그 방법
KR910004200B1 (ko) 마이크로 프로세서를 이용한 볼륨 제어방법
US9348556B2 (en) Method and device for noise suppression in a data processing arrangement
JP3049041B1 (ja) Ｃｐｕクロックの制御方法および回路
JPH03125992A (ja) 音響機器のオンタイマー回路