JPH0611522Y2 - Laminated circuit board device - Google Patents

Laminated circuit board device

Info

Publication number
JPH0611522Y2
JPH0611522Y2 JP11013290U JP11013290U JPH0611522Y2 JP H0611522 Y2 JPH0611522 Y2 JP H0611522Y2 JP 11013290 U JP11013290 U JP 11013290U JP 11013290 U JP11013290 U JP 11013290U JP H0611522 Y2 JPH0611522 Y2 JP H0611522Y2
Authority
JP
Japan
Prior art keywords
circuit board
laminated
laminated circuit
terminal electrode
board device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP11013290U
Other languages
Japanese (ja)
Other versions
JPH0467374U (en
Inventor
康男 小川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiyo Yuden Co Ltd
Original Assignee
Taiyo Yuden Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiyo Yuden Co Ltd filed Critical Taiyo Yuden Co Ltd
Priority to JP11013290U priority Critical patent/JPH0611522Y2/en
Publication of JPH0467374U publication Critical patent/JPH0467374U/ja
Application granted granted Critical
Publication of JPH0611522Y2 publication Critical patent/JPH0611522Y2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Description

【考案の詳細な説明】[Detailed description of the device]

【産業上の利用分野】 本考案は配線基板を積層して形成され、面実装用ハイブ
リッドICとして構成される積層回路基板装置に関す
る。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a laminated circuit board device formed by laminating wiring boards and configured as a surface mounting hybrid IC.

【従来の技術】[Prior art]

第7図と第8図にこの種の従来の積層回路基板装置の外
観を示す。近年、ハイブリッドICに対するより高密度
実装化の要請が高まっている。ところが、回路基板の両
主面上の配線パターンを緻密化させるには限界がある
為、回路配線パターン(図示せず)が形成された数枚の
回路基板を積層して積層回路基板1を構成し、積層され
た各回路基板の配線パターンをスルーホールで接続する
と共に、積層回路基板1の縁に電極パッド13を形成
し、ここに金具14を嵌め込んで、電気的に接続し、外
部接続用端子電極を設けていた。この場合に、端子電極
用の金具14は、積層回路基板1の縁を両側から挟むよ
うにして嵌め込まれる。
FIGS. 7 and 8 show the appearance of a conventional laminated circuit board device of this type. In recent years, there has been an increasing demand for higher density packaging of hybrid ICs. However, since there is a limit to making the wiring patterns on both main surfaces of the circuit board dense, a plurality of circuit boards on which circuit wiring patterns (not shown) are formed are laminated to form the laminated circuit board 1. Then, the wiring patterns of the laminated circuit boards are connected by through holes, and the electrode pads 13 are formed on the edges of the laminated circuit board 1, and the metal fittings 14 are fitted therein to electrically connect them, and external connection is made. The terminal electrode for was provided. In this case, the terminal electrode fittings 14 are fitted so as to sandwich the edges of the laminated circuit board 1 from both sides.

【考案が解決しようとしている課題】[Problems that the device is trying to solve]

前記の積層回路基板1に端子電極用の金具14を取り付
ける場合、第7図及び第8図で示すように、電極パッド
13の部分に、端子電極用の金具14を嵌め込み、この
状態で融解した半田に浸漬している。 しかしこの場合に、半田等の圧力を受けて、電極パッド
13の部分に嵌め込んだ端子電極用の金具14がずれて
しまうことがある。そうすると、電極パッド13と金具
14との接続が不良となったり、端子電極と親基板上の
電極ランドとの接続が不良になる等の不都合が生じる。 そこで本考案は、前記従来の課題に鑑み、端子電極が積
層回路基板の所定の位置に取り付けることができる積層
回路基板装置を提供することにある。
When the terminal electrode fitting 14 is attached to the laminated circuit board 1, the terminal electrode fitting 14 is fitted into the electrode pad 13 as shown in FIGS. 7 and 8 and melted in this state. Immersed in solder. However, in this case, the metal fitting 14 for the terminal electrode fitted in the portion of the electrode pad 13 may be displaced due to the pressure of the solder or the like. Then, the connection between the electrode pad 13 and the metal fitting 14 becomes defective, or the connection between the terminal electrode and the electrode land on the parent board becomes defective. In view of the above conventional problems, the present invention is to provide a laminated circuit board device in which a terminal electrode can be attached to a predetermined position of the laminated circuit board.

【課題を解決するための手段】[Means for Solving the Problems]

本考案では、前記目的を達成するため、以下の手段を提
供する。 すなわち、配線パターンを形成した回路基板2、3を積
層してなる積層基板1と、該積層基板1の縁部に装着さ
れた端子電極とを有する積層回路基板装置において、前
記積層基板1が、縁部に切込み深さの異なる切欠6、7
を有する2種類の回路基板2、3を前記切欠6、7が重
なり合うよう交互に積層してなり、前記端子電極が、前
記回路基板2、3の切欠6、7部分で形成される多層回
路基板1の段差を有する凹部に、当該段差に対応した凹
凸を有する金具10を嵌着することにより形成されてい
ることを特徴とする積層回路基板装置である。
The present invention provides the following means in order to achieve the above object. That is, in a laminated circuit board device having a laminated board 1 formed by laminating circuit boards 2 and 3 on which wiring patterns are formed, and a terminal electrode attached to an edge portion of the laminated board 1, the laminated board 1 comprises: Notches 6, 7 with different depths of cut on the edge
A multi-layer circuit board in which two types of circuit boards 2 and 3 having the above are alternately laminated so that the cutouts 6 and 7 overlap each other, and the terminal electrode is formed by the cutouts 6 and 7 of the circuit boards 2 and 3. The laminated circuit board device is characterized in that it is formed by fitting a metal fitting 10 having irregularities corresponding to the step into the recess having the step.

【作用】[Action]

本考案による積層回路基板装置では、縁部に切込み深さ
の異なる切欠6、7を有する2種類の回路基板2、3を
前記切欠6、7が重なり合うよう交互に積層して積層回
路基板1が構成されているため、積層回路基板1の縁に
回路基板2、3毎に段が形成された凹部が形成される。
この凹部に、前記段差に対応した凹凸を有する金具10
を嵌着することにより、金具10を積層回路基板1の縁
に沿う方向及びその厚み方向に動かないよう嵌め込むこ
とができる。従って、これを半田付けするとき、金具1
0が動かず、積層回路基板1の所定の位置に正確に端子
電極を形成することができる。
In the laminated circuit board device according to the present invention, two kinds of circuit boards 2 and 3 having notches 6 and 7 having different cut depths at the edges are alternately laminated so that the notches 6 and 7 overlap each other to form the laminated circuit board 1. Since it is configured, a concave portion in which a step is formed for each of the circuit boards 2 and 3 is formed at the edge of the laminated circuit board 1.
A metal fitting 10 having an unevenness corresponding to the step in the recess
By fitting, the metal fitting 10 can be fitted so as not to move in the direction along the edge of the laminated circuit board 1 and in the thickness direction thereof. Therefore, when soldering this, the metal fitting 1
0 does not move, and the terminal electrode can be accurately formed at a predetermined position of the laminated circuit board 1.

【実施例】【Example】

次に、図面を参照しながら、本考案の実施例について具
体的に説明する。 第3図で示すように、下縁部に矩形の第一の切欠6を有
した第一の回路基板2と、前記切欠6より深い切欠7を
有する第二の回路基板3を用意する。この場合、切欠6
と7とは、何れも等しい間隔で形成されている。また、
第4図に示すように、前記第一と第二の回路基板2、3
の主面上には導体層4、5による配線パターンが形成さ
れ、各主面の導体層4、5は前記切欠6、7の中に導出
され、例えば第2図に示すように、切欠6、7の中の面
8、9にも導体層4、5が連なって形成されているてい
る。なお、第一の回路基板1の切欠の縁部に形成された
導体層5は、矩形状の電極ランドとなっている。 そして、第3図及び第4図に示すように、前記第一の回
路基板2を間に挟んで、その両側に第二の回路基板3、
3が積層され、積層回路基板1が作られる。この場合、
第4図に示すように、前記切欠6、7が重なり合うよう
に回路基板2、3を重ね合わせる。 このように積層された積層回路基板1の下縁部には、第
1図と第2図に示すように、切欠6、7により凹部が形
成され、この凹部には、第一の回路基板2の切欠部6と
第二の回路基板3の切欠部7との深さの相違による段差
部が形成される。この段差部を構成する全ての平面には
前記回路基板2、3の何れかの配線パターンと導通する
導体膜4、5が形成されている。 なお第1図の実施例では、第一と第二の配線基板2、3
の導体層4、5が凹部において互いに導通されている
が、導通する必要がないときは、例えば第一または第二
の回路基板2、3の何れかの切欠部6、7の内側にのみ
導体層4または5を形成すればよい。 さらに、前記多層回路基板1の凹部に、第1図と第2図
に示すような金具10を差し込んで半田付けし、これを
端子電極とする。この端子電極となる金具10は、切欠
6、7の幅より僅かに狭い幅を有し、上面に凹部11を
有する側面コ字形のものであり、この凹部11に切欠6
の浅い第一の回路基板2の縁を挟むようにして積層回路
基板1の凹部に嵌着する。 この端子電極用の金具10と多層回路基板1の導体層
4、5との接続は、積層回路基板1の下端面を融解した
半田に接触させて行う。このとき毛細管現象により、ペ
ースト状の半田が金具10と積層回路基板1との間隙か
ら凹部の中に浸入し、導体装置4、5と金具10との半
田付けが行われる。 本考案の他の実施例を、第5図と第6図に示す。この実
施例では、切欠6、6の浅い第一の回路基板2、2と切
欠7、7の深い第二の回路基板3、3とを2枚ずつ交互
に積層して積層回路基板1を構成している。この場合、
端子電極を形成するための金具10も、積層回路基板1
の凹部に形成される段差に合った形状のものを用いる。
Next, an embodiment of the present invention will be specifically described with reference to the drawings. As shown in FIG. 3, a first circuit board 2 having a rectangular first notch 6 at the lower edge and a second circuit board 3 having a notch 7 deeper than the notch 6 are prepared. In this case, cutout 6
Both 7 and 7 are formed at equal intervals. Also,
As shown in FIG. 4, the first and second circuit boards 2, 3
A wiring pattern is formed on the main surface of the conductor layers 4 and 5, and the conductor layers 4 and 5 on the respective main surfaces are led out into the notches 6 and 7, and for example, as shown in FIG. Conductor layers 4 and 5 are also formed in succession on the surfaces 8 and 9 of the conductor layers 7 and 7. The conductor layer 5 formed on the edge of the cutout of the first circuit board 1 is a rectangular electrode land. Then, as shown in FIGS. 3 and 4, the first circuit board 2 is sandwiched between the second circuit board 3 and the second circuit board 3 on both sides thereof.
3 are laminated to form a laminated circuit board 1. in this case,
As shown in FIG. 4, the circuit boards 2 and 3 are overlapped so that the notches 6 and 7 overlap each other. As shown in FIGS. 1 and 2, a concave portion is formed by the notches 6 and 7 in the lower edge portion of the laminated circuit board 1 laminated in this way, and the concave portion of the first circuit board 2 is formed in this concave portion. A step portion is formed due to a difference in depth between the notch portion 6 and the notch portion 7 of the second circuit board 3. Conductor films 4 and 5 which are electrically connected to any of the wiring patterns of the circuit boards 2 and 3 are formed on all the planes forming the step portion. In the embodiment shown in FIG. 1, the first and second wiring boards 2, 3
The conductor layers 4 and 5 are electrically connected to each other in the recess, but when it is not necessary to conduct electricity, for example, the conductor is provided only inside the notches 6 and 7 of the first or second circuit boards 2 and 3. The layer 4 or 5 may be formed. Further, the metal fitting 10 as shown in FIGS. 1 and 2 is inserted into the concave portion of the multilayer circuit board 1 and soldered, and this is used as a terminal electrode. The metal fitting 10 serving as the terminal electrode has a width slightly narrower than the width of the notches 6 and 7, and has a side wall U-shape having a recess 11 on the upper surface.
The first circuit board 2 having a shallow depth is inserted into the recess of the laminated circuit board 1 so as to sandwich the edge of the first circuit board 2. The metal fitting 10 for the terminal electrode and the conductor layers 4, 5 of the multilayer circuit board 1 are connected by bringing the lower end surface of the laminated circuit board 1 into contact with molten solder. At this time, due to the capillary phenomenon, the paste-like solder penetrates into the recess through the gap between the metal fitting 10 and the laminated circuit board 1, and the conductor devices 4, 5 and the metal fitting 10 are soldered. Another embodiment of the present invention is shown in FIGS. In this embodiment, the first circuit boards 2 and 2 having shallow notches 6 and 6 and the second circuit boards 3 and 3 having deep notches 7 and 7 are alternately laminated to form a laminated circuit board 1. is doing. in this case,
The metal fitting 10 for forming the terminal electrode is also the laminated circuit board 1
The shape that matches the step formed in the concave portion is used.

【考案の効果】[Effect of device]

以上の説明から明らかな通り、本考案によれば、製造工
程において、融解した半田に積層回路基板1の下端面を
接触させて金具10を半田付けし、端子電極を設ける際
に、金具10がずれずに所定の位置に正確に半田付けさ
れるため、接続不良が起こりにくい積層回路基板装置を
提供できる。
As is clear from the above description, according to the present invention, when the metal fitting 10 is soldered by bringing the lower end surface of the laminated circuit board 1 into contact with the melted solder in the manufacturing process to provide the terminal electrode, the metal fitting 10 is Since the solder is accurately soldered to a predetermined position without being displaced, it is possible to provide a laminated circuit board device in which poor connection is unlikely to occur.

【図面の簡単な説明】[Brief description of drawings]

第1図は、本考案の第一の実施例である積層回路基板装
置の金具を分解した要部縦断側面図、第2図は、同第一
の実施例である積層回路基板装置の金具を分解した要部
斜視側面図、第3図は、同第一の実施例である積層回路
基板装置の回路基板の積層状態を示す分解斜視図、第4
図は、同第一の実施例である積層回路基板装置の回路基
板の積層状態を示す要部縦断側面図、第5図は、第二の
実施例である積層回路基板装置の金具を分解した要部縦
断側面図、第6図は、同第一の実施例である積層回路基
板装置の回路基板の積層状態を示す分解斜視図、第7図
は、従来の積層回路基板装置の外観斜視図、第8図は、
同従来の積層回路基板装置の要部側面図である。 1…積層回路基板、2…第一の回路基板、3…第二の回
路基板、4、5…導体層、6…第一の回路基板の切欠、
7…第二の回路基板の切欠、10…端子電極用の金具
FIG. 1 is a vertical sectional side view of a metal part of a laminated circuit board device which is a first embodiment of the present invention, and FIG. 2 is a metal part of a laminated circuit board device which is the first embodiment. 3 is an exploded perspective view showing a laminated state of the circuit boards of the laminated circuit board device of the first embodiment, FIG.
FIG. 5 is a vertical sectional side view of a main part showing a laminated state of a circuit board of the laminated circuit board device of the first embodiment, and FIG. 5 is an exploded view of a metal fitting of the laminated circuit board device of the second embodiment. FIG. 6 is an exploded perspective view showing a laminated state of circuit boards of the laminated circuit board device of the first embodiment, and FIG. 7 is an external perspective view of a conventional laminated circuit board device. , Fig. 8 shows
It is a principal part side view of the same conventional laminated circuit board apparatus. DESCRIPTION OF SYMBOLS 1 ... Laminated circuit board, 2 ... 1st circuit board, 3 ... 2nd circuit board, 4, 5 ... Conductor layer, 6 ... Notch of 1st circuit board,
7 ... Notch of second circuit board, 10 ... Metal fitting for terminal electrode

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 【請求項1】配線パターンを形成した回路基板2、3を
積層してなる積層基板1と、 該積層基板1の縁部に装着された端子電極とを有する積
層回路基板装置において、 前記積層基板1が、縁部に切込み深さの異なる切欠6、
7を有する2種類の回路基板2、3を前記切欠6、7が
重なり合うよう交互に積層してなり、 前記端子電極が、前記回路基板2、3の切欠6、7部分
で形成される積層回路基板1の段差を有する凹部に、当
該段差に対応した凹凸を有する金具10を嵌着すること
により形成されていることを特徴とする積層回路基板装
置。
1. A laminated circuit board device comprising: a laminated board 1 formed by laminating circuit boards 2 and 3 on which wiring patterns are formed; and a terminal electrode mounted on an edge of the laminated board 1. 1 is a notch 6 having different depths of cut at the edge,
A laminated circuit in which two types of circuit boards 2 and 3 having 7 are alternately laminated so that the notches 6 and 7 overlap, and the terminal electrode is formed at the notches 6 and 7 of the circuit boards 2 and 3. A laminated circuit board device, which is formed by fitting a metal fitting 10 having irregularities corresponding to the step into a recess having a step of the substrate 1.
JP11013290U 1990-10-19 1990-10-19 Laminated circuit board device Expired - Lifetime JPH0611522Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11013290U JPH0611522Y2 (en) 1990-10-19 1990-10-19 Laminated circuit board device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11013290U JPH0611522Y2 (en) 1990-10-19 1990-10-19 Laminated circuit board device

Publications (2)

Publication Number Publication Date
JPH0467374U JPH0467374U (en) 1992-06-15
JPH0611522Y2 true JPH0611522Y2 (en) 1994-03-23

Family

ID=31857424

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11013290U Expired - Lifetime JPH0611522Y2 (en) 1990-10-19 1990-10-19 Laminated circuit board device

Country Status (1)

Country Link
JP (1) JPH0611522Y2 (en)

Also Published As

Publication number Publication date
JPH0467374U (en) 1992-06-15

Similar Documents

Publication Publication Date Title
US6760227B2 (en) Multilayer ceramic electronic component and manufacturing method thereof
EP0358332A2 (en) Circuit board and method of soldering
US20150282317A1 (en) Edge contacts of circuit boards, and related apparatus and methods
JPH0611522Y2 (en) Laminated circuit board device
JPS63114299A (en) Printed wiring board
JP2830317B2 (en) Manufacturing method of printed wiring board for surface mounting
JP2821070B2 (en) Composite printed circuit board joining method
KR100821596B1 (en) Multi-layer wiring substrate and semiconductor device using the multi-layer wiring substrate
JP2002016330A (en) Substrate for mounting component and its manufacturing method
JPH0314292A (en) Manufacture of high-density mounting module
JPS6141272Y2 (en)
JPH0747901Y2 (en) Printed wiring board
JP2001068811A (en) Connection structure of stacked printed board
JPH0144034B2 (en)
JPH0491494A (en) Manufacture of through hole printed wiring board
JPH0249741Y2 (en)
JPH11204313A (en) Electronic component and manufacture thereof
JPS6024093A (en) Method of producing ceramic circuit board
JPH0347341Y2 (en)
JPH045280B2 (en)
JPH04137080U (en) hybrid integrated circuit
JP2003332748A (en) Electronic components mounting structure
JP2001358421A (en) Bonding structure of printed wiring board
JPH0672249U (en) Integrated circuit device
JPH0673321B2 (en) Chip resistor