JPH05867Y2 - - Google Patents

Info

Publication number
JPH05867Y2
JPH05867Y2 JP20249585U JP20249585U JPH05867Y2 JP H05867 Y2 JPH05867 Y2 JP H05867Y2 JP 20249585 U JP20249585 U JP 20249585U JP 20249585 U JP20249585 U JP 20249585U JP H05867 Y2 JPH05867 Y2 JP H05867Y2
Authority
JP
Japan
Prior art keywords
mount
test
displayed
reference position
circuit diagram
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP20249585U
Other languages
Japanese (ja)
Other versions
JPS62108873U (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP20249585U priority Critical patent/JPH05867Y2/ja
Publication of JPS62108873U publication Critical patent/JPS62108873U/ja
Application granted granted Critical
Publication of JPH05867Y2 publication Critical patent/JPH05867Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Description

【考案の詳細な説明】 「産業上の利用分野」 この考案はリレー接点、スイツチングトランジ
スタなどのスイツチ素子を複数含む電子機器の試
験に用いられる試験用補助具に関する。
[Detailed Description of the Invention] "Industrial Application Field" This invention relates to a testing aid used for testing electronic equipment that includes a plurality of switching elements such as relay contacts and switching transistors.

「従来の技術」 従来のスイツチ素子を含む電子機器の試験にお
いては、設定された試験に応じて各種の診断項目
が診断プログラムに従つて行われ、不良が検出さ
れると、そのどの段階で不良になつたかを示す番
号表示が現われ、検査員はその番号から対照表を
参照して、その時に正常であるべき、各スイツチ
素子のオンオフ状態を知り、一方の被試験機器の
その時の各スイツチ素子の状態を調べ、何れのス
イツチ素子が不良であるかを検査している。
"Conventional technology" In the conventional testing of electronic devices including switch elements, various diagnostic items are performed according to the diagnostic program according to the set test, and if a defect is detected, at which stage is the defect detected? A number display will appear indicating whether the switch has changed, and the inspector will refer to the comparison table from that number to know the on/off state of each switch element that should be normal at that time. The state of the switch is checked to determine which switch element is defective.

このように各スイツチ素子の正常のオンオフ状
態を対照表により知るものであるため、その各ス
イツチ素子の被試験機器の回路図上での位置を直
観的に知ることが困難であり、つまり対照表のス
イツチ素子の番号から、その被試験機器の回路図
上の同一番号のスイツチ素子を探して、何れのス
イツチ素子が不良であるかを知つており、検査に
時間が掛つた。
Because the normal on/off state of each switch element is known from the comparison table in this way, it is difficult to intuitively know the position of each switch element on the circuit diagram of the device under test. In other words, it is necessary to use the number of a switch element in the comparison table to find the switch element with the same number on the circuit diagram of the device under test and to know which switch element is defective, which takes a lot of time for the inspection.

「問題点を解決するための手段」 この考案の試験補助具によれば第1、第2台紙
が重ねられて互に回転自在に保持され、その上側
の第1台紙上に被試験機器の回路図が表示され、
その回路図中のスイツチ素子が表示されるべき複
数の部分は上記回転の中心から偏心して位置し、
その各部分は第1台紙に孔が開けられている。上
記第1台紙に基準位置が設けられ、上記第2台紙
に、これを回転することにより上記基準位置に合
せることができる試験条件位置が複数設けられ、
その試験条件位置を上記基準位置に合せると、上
記複数の孔の位置に、スイツチ素子が、その試験
条件に応じた正常動作時のオンオフ状態でそれぞ
れ現われるように上記第2台紙に表示されてい
る。
"Means for Solving Problems" According to the test aid of this invention, the first and second mounts are stacked and held rotatably with respect to each other, and the circuit of the device under test is placed on the first mount above the first and second mounts. A diagram is displayed,
A plurality of parts in the circuit diagram in which switch elements are to be displayed are located eccentrically from the center of rotation,
Each part has a hole in the first mount. A reference position is provided on the first mount, and a plurality of test condition positions that can be adjusted to the reference position by rotating the second mount,
When the test condition position is aligned with the reference position, the switch elements are displayed on the second mount so that they appear in the on/off state during normal operation according to the test conditions at the positions of the plurality of holes. .

不良結果が発生した時の表示番号と一致する第
2台紙上の試験条件位置を第1台紙の基準位置に
合せると、各スイツチ素子の正常時のオンオフ状
態が各孔に現われるため、その各スイツチ素子の
回路図上の位置と、正しいオンオフ状態とを直ち
に知ることができる。
When the test condition position on the second mount that matches the display number when the defective result occurred is aligned with the reference position on the first mount, the normal on/off state of each switch element will appear in each hole, so each switch The location of the element on the circuit diagram and the correct on/off state can be immediately known.

「実施例」 図はこの考案による試験用補助具の一例を示
す。この例では円形台紙11と12とが重ねら
れ、同一軸心で互に回転できるように保持され
る。その上側の台紙11上に被試験機の回路図1
3が表示されてある。この回路図13中には複数
のスイツチ素子14が台紙11,12の回転中心
に対し偏心した位置にあり、そのスイツチ素子1
4の部分は台紙11に孔15があけられてある。
``Example'' The figure shows an example of the test aid according to this invention. In this example, circular mounts 11 and 12 are stacked and held so that they can rotate about the same axis. On the mount 11 above it is the circuit diagram 1 of the device under test.
3 is displayed. In this circuit diagram 13, a plurality of switch elements 14 are located eccentrically with respect to the rotation centers of the mounts 11 and 12.
In the portion 4, a hole 15 is made in the mount 11.

台紙11に基準位置16が、この例では周縁部
に矢印で設けられている。台紙12の径が台紙1
1より僅か大とされ、台紙12の周縁部に複数の
試験条件位置17が等間隔で矢印にて設けられ、
下側の台紙12を回転することにより試験条件位
置17の1つを選択的に基準位置16に合すこと
ができる。
A reference position 16 is provided on the mount 11 in the form of an arrow on the periphery in this example. The diameter of mount 12 is mount 1
1, and a plurality of test condition positions 17 are provided at equal intervals with arrows on the periphery of the mount 12,
By rotating the lower mount 12, one of the test condition positions 17 can be selectively aligned with the reference position 16.

その1つの試験条件位置17を基準位置16に
合せた状態で、孔15の位置に、その試験条件に
おける各スイツチ素子14の正常時のオンオフ状
態が現われるように下の台紙12にスイツチ素子
14の表示が示されてある。
With one of the test condition positions 17 aligned with the reference position 16, the switch elements 14 are displayed on the lower mount 12 so that the normal on/off state of each switch element 14 under that test condition appears at the position of the hole 15.

またこの例では回路図13における出力端子の
近くにおいて台紙11に孔18があけられ、その
試験条件の時のその回路の出力レベル表示19が
孔18の位置に現われるように台紙12に付けら
れている。更に台紙11,12の回転中心と離れ
て孔21が台紙11に形成され、基準位置16に
合せた試験条件の際の入出力レベルの比(利得、
減衰率)表示22が孔21に現われるように台紙1
2に付けられてある。
Further, in this example, a hole 18 is drilled in the mount 11 near the output terminal in the circuit diagram 13, and an output level display 19 of the circuit under the test condition is attached to the mount 12 so that it appears at the hole 18. There is. Furthermore, a hole 21 is formed in the mount 11 apart from the center of rotation of the mounts 11 and 12, and the input/output level ratio (gain,
Place the mount 1 so that the attenuation rate display 22 appears in the hole 21.
It is attached to 2.

このような構成になつているから、電子機器を
試験した際に、不良が検出されると、その電子機
器の回路が示されたこの考案の試験用補助具を用
い、その不良発生試験条件と一致した台紙12の
試験条件位置17を基準位置16に合せれば、そ
の時の各スイツチ素子14の正常時のオンオフ状
態が孔15に現われる。このスイツチ素子14は
その被試験機器の回路図の位置に表示されている
ため、回路図上のどのスイツチ素子が不良である
かを直ちに知ることができる。
With this structure, when a defect is detected when testing an electronic device, the testing aid of this invention, which shows the circuit of the electronic device, is used to determine the test conditions under which the defect occurred. When the matching test condition position 17 of the mount 12 is aligned with the reference position 16, the normal on/off state of each switch element 14 at that time appears in the hole 15. Since this switch element 14 is displayed at the position of the circuit diagram of the device under test, it is possible to immediately know which switch element on the circuit diagram is defective.

またこの例ではその試験条件での出力レベルや
入出力比率が表示されるため、試験による測定出
力が正しいものであるかの照合も、対照を見るよ
りも簡単に行うことができる。
Additionally, in this example, the output level and input/output ratio under the test conditions are displayed, so it is easier to check whether the measured output from the test is correct than by looking at a comparison.

【図面の簡単な説明】[Brief explanation of the drawing]

図はこの考案による試験用補助具の一例を示す
平面図である。 11,12……台紙、13……回路図、14…
…スイツチ素子の表示、15,18,21……
孔、16……基準位置、17……試験条件位置。
The figure is a plan view showing an example of the testing aid according to this invention. 11, 12...Mount, 13...Circuit diagram, 14...
...Switch element display, 15, 18, 21...
Hole, 16...Reference position, 17...Test condition position.

Claims (1)

【実用新案登録請求の範囲】 第1、第2台紙が重ねられて互に回転自在に保
持され、 その上側の第1台紙上に被試験機器の回路図が
表示され、 その回路図中のスイツチ素子が表示されるべき
複数の部分は上記回転の中心から離れて位置し、
その各部分は第1台紙に孔が開けられ、 上記第1台紙に基準位置が設けられ、上記第2
台紙に、これを回転することにより上記基準位置
に合せることができる試験条件位置が複数設けら
れ、 その試験条件位置を上記基準位置に合せると、
上記複数の孔の位置に、スイツチ素子が、その試
験条件に応じた正常動作時のオン、オフ状態でそ
れぞれ現われるように上記第2台紙に表示されて
いる試験用補助具。
[Claims for Utility Model Registration] The first and second mounts are stacked and held rotatably with respect to each other, and the circuit diagram of the device under test is displayed on the first mount above them, and the switch in the circuit diagram is displayed on the first mount above them. portions in which the elements are to be displayed are located away from the center of rotation;
Each part has a hole in the first mount, a reference position is provided in the first mount, and a hole is provided in the second mount.
A plurality of test condition positions are provided on the mount, which can be aligned with the above reference position by rotating the mount, and when the test condition positions are aligned with the above reference position,
A test aid, wherein switch elements are displayed on the second mount so that the switch elements appear in the on and off states during normal operation according to the test conditions at the positions of the plurality of holes.
JP20249585U 1985-12-25 1985-12-25 Expired - Lifetime JPH05867Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20249585U JPH05867Y2 (en) 1985-12-25 1985-12-25

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20249585U JPH05867Y2 (en) 1985-12-25 1985-12-25

Publications (2)

Publication Number Publication Date
JPS62108873U JPS62108873U (en) 1987-07-11
JPH05867Y2 true JPH05867Y2 (en) 1993-01-11

Family

ID=31166930

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20249585U Expired - Lifetime JPH05867Y2 (en) 1985-12-25 1985-12-25

Country Status (1)

Country Link
JP (1) JPH05867Y2 (en)

Also Published As

Publication number Publication date
JPS62108873U (en) 1987-07-11

Similar Documents

Publication Publication Date Title
CA2245549A1 (en) Assembly and method for testing integrated circuit devices
US4052793A (en) Method of obtaining proper probe alignment in a multiple contact environment
JPH05867Y2 (en)
WO2000004449A3 (en) Fault detection in digital system
JP2764854B2 (en) Probe card and inspection method
JPS585666A (en) Substrate contactor for automatic circuit pattern inspecting machine
JPH0371071A (en) Apparatus and method for testing printed circuit board
JPS62145764A (en) Semiconductor integrated circuit
JPH0821867A (en) In-circuit testing method for printed wiring board
KR0177218B1 (en) Pin Search Method of Automatic Board Inspection Machine
JPH01143979A (en) Inspection mechanism for thick film mixed integrated circuit
JPH06160473A (en) Test board
JPH01162176A (en) Testing device
JPS6313493Y2 (en)
JPS6468635A (en) Gear testing device
JPH0344580A (en) Bias test board for semiconductor device
DE112021005843T5 (en) Method of making a multi-axis inertial force sensor
JPH05251519A (en) Tester for measuring semiconductor device
JPH02198424A (en) Active matrix substrate
JPS63234542A (en) Inspection device for semiconductor
JPS61256645A (en) Inspection of semiconductor device
JPH04208881A (en) Semiconductor integrated circuit
JPH0344581A (en) Electronic circuit package
JPH0438846A (en) Function test method of semiconductor integrated circuit device
JPH0882657A (en) Equipment and method for testing integrated circuit device