JPH0574248B2 - - Google Patents

Info

Publication number
JPH0574248B2
JPH0574248B2 JP63143007A JP14300788A JPH0574248B2 JP H0574248 B2 JPH0574248 B2 JP H0574248B2 JP 63143007 A JP63143007 A JP 63143007A JP 14300788 A JP14300788 A JP 14300788A JP H0574248 B2 JPH0574248 B2 JP H0574248B2
Authority
JP
Japan
Prior art keywords
transistor
type mos
npn bipolar
mos transistor
terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP63143007A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0235819A (ja
Inventor
Shoji Ueno
Noriko Muneno
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Toshiba Electronic Device Solutions Corp
Original Assignee
Toshiba Corp
Toshiba Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Toshiba Microelectronics Corp filed Critical Toshiba Corp
Priority to JP63143007A priority Critical patent/JPH0235819A/ja
Publication of JPH0235819A publication Critical patent/JPH0235819A/ja
Publication of JPH0574248B2 publication Critical patent/JPH0574248B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Electronic Switches (AREA)
  • Logic Circuits (AREA)
JP63143007A 1988-06-10 1988-06-10 論理回路 Granted JPH0235819A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63143007A JPH0235819A (ja) 1988-06-10 1988-06-10 論理回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63143007A JPH0235819A (ja) 1988-06-10 1988-06-10 論理回路

Publications (2)

Publication Number Publication Date
JPH0235819A JPH0235819A (ja) 1990-02-06
JPH0574248B2 true JPH0574248B2 (enExample) 1993-10-18

Family

ID=15328783

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63143007A Granted JPH0235819A (ja) 1988-06-10 1988-06-10 論理回路

Country Status (1)

Country Link
JP (1) JPH0235819A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2023069649A (ja) * 2021-11-08 2023-05-18 ザインエレクトロニクス株式会社 位相補間回路

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5024065A (enExample) * 1973-07-04 1975-03-14

Also Published As

Publication number Publication date
JPH0235819A (ja) 1990-02-06

Similar Documents

Publication Publication Date Title
US5001366A (en) Gate circuit of combined field-effect and bipolar transistors
US4866304A (en) BICMOS NAND gate
US4845386A (en) Bi-MOS logic circuit having a totem pole type output buffer section
JPH0616585B2 (ja) バツフア回路
JPH05129930A (ja) 高速パスゲート、ラツチ及びフリツプフロツプ回路
US4985645A (en) BiCMOS logic circuit having a rapid output voltage falling-down property
KR900000487B1 (ko) 논리 게이트 회로
US4948990A (en) BiCMOS inverter circuit
US5254885A (en) Bi-CMOS logic circuit with feedback
US5057713A (en) Bipolar MOS logic circuit and semiconductor integrated circuit
US5059827A (en) ECL circuit with low voltage/fast pull-down
JPH0574248B2 (enExample)
US5341042A (en) Low voltage, cascoded NTL based BiCMOS circuit
EP0545364A1 (en) BICMOS output buffer circuit with CMOS data paths and bipolar current amplification
US5239212A (en) Gate circuit of combined field-effect and bipolar transistors with an improved discharge arrangement
US6172529B1 (en) Compound domino logic circuit having output noise elimination
JPH0683058B2 (ja) 出力回路
CA2084544A1 (en) State-dependent discharge path circuit
JP3099351B2 (ja) ＢｉＣＭＯＳ論理回路
US5600268A (en) Gate circuit of combined field-effect and bipolar transistors
JP3008426B2 (ja) ＢｉＣＭＯＳゲート回路
KR930007564B1 (ko) Fet 풀다운 부하를 가지는 ecl 회로
JPH02162827A (ja) 半導体回路
JPH0574247B2 (enExample)
JPH07112151B2 (ja) 入力回路

Legal Events

Date Code Title Description
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081018

Year of fee payment: 15

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081018

Year of fee payment: 15