JPH0564381B2 - - Google Patents

Info

Publication number
JPH0564381B2
JPH0564381B2 JP61017544A JP1754486A JPH0564381B2 JP H0564381 B2 JPH0564381 B2 JP H0564381B2 JP 61017544 A JP61017544 A JP 61017544A JP 1754486 A JP1754486 A JP 1754486A JP H0564381 B2 JPH0564381 B2 JP H0564381B2
Authority
JP
Japan
Prior art keywords
data
data transmission
transmission path
transmission
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP61017544A
Other languages
English (en)
Japanese (ja)
Other versions
JPS62174857A (ja
Inventor
Hironori Terada
Katsuhiko Asada
Hiroaki Nishikawa
Soichi Myata
Satoshi Matsumoto
Hajime Asano
Masahisa Shimizu
Hiroki Miura
Kenji Shima
Nobufumi Komori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Consejo Superior de Investigaciones Cientificas CSIC
Mitsubishi Electric Corp
Sharp Corp
Sanyo Electric Co Ltd
Sanyo Denki Co Ltd
Panasonic Holdings Corp
Original Assignee
Consejo Superior de Investigaciones Cientificas CSIC
Mitsubishi Electric Corp
Sharp Corp
Sanyo Electric Co Ltd
Sanyo Denki Co Ltd
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Consejo Superior de Investigaciones Cientificas CSIC, Mitsubishi Electric Corp, Sharp Corp, Sanyo Electric Co Ltd, Sanyo Denki Co Ltd, Matsushita Electric Industrial Co Ltd filed Critical Consejo Superior de Investigaciones Cientificas CSIC
Priority to JP1754486A priority Critical patent/JPS62174857A/ja
Publication of JPS62174857A publication Critical patent/JPS62174857A/ja
Publication of JPH0564381B2 publication Critical patent/JPH0564381B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)
JP1754486A 1986-01-28 1986-01-28 デ−タ伝送装置 Granted JPS62174857A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1754486A JPS62174857A (ja) 1986-01-28 1986-01-28 デ−タ伝送装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1754486A JPS62174857A (ja) 1986-01-28 1986-01-28 デ−タ伝送装置

Publications (2)

Publication Number Publication Date
JPS62174857A JPS62174857A (ja) 1987-07-31
JPH0564381B2 true JPH0564381B2 (enrdf_load_stackoverflow) 1993-09-14

Family

ID=11946857

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1754486A Granted JPS62174857A (ja) 1986-01-28 1986-01-28 デ−タ伝送装置

Country Status (1)

Country Link
JP (1) JPS62174857A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0721790B2 (ja) * 1989-03-23 1995-03-08 シャープ株式会社 データ伝送装置
JP3634995B2 (ja) 1999-12-07 2005-03-30 株式会社マキタ サンダ

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57207956A (en) * 1981-06-17 1982-12-20 Nec Corp Data branching and joining circuit
JPH0424741A (ja) * 1990-05-15 1992-01-28 Fujitsu Ltd ルール部プリワイヤニューロの学習方法

Also Published As

Publication number Publication date
JPS62174857A (ja) 1987-07-31

Similar Documents

Publication Publication Date Title
US4943916A (en) Information processing apparatus for a data flow computer
US4276595A (en) Microinstruction storage units employing partial address generators
EP0078389B1 (en) Bus contention resolution in data processing apparatus having multiple independant users
US20020143505A1 (en) Implementing a finite state machine using concurrent finite state machines with delayed communications and no shared control signals
US4627085A (en) Flip-flop control circuit
US3781821A (en) Selective shift register
CN111382112B (zh) 可配置的处理器间同步系统
US5079696A (en) Apparatus for read handshake in high-speed asynchronous bus interface
JPS599926B2 (ja) Ｎｒｚ／２相マイクロコンピユ−タ直列通信論理装置
US5848297A (en) Control apparatus for maintaining order and accomplishing priority promotion in a computer interconnect
US6356111B1 (en) Crosspoint switch array with broadcast and implied disconnect operating modes
JPH0564381B2 (enrdf_load_stackoverflow)
US4339795A (en) Microcontroller for controlling byte transfers between two external interfaces
US5008880A (en) Data transmission apparatus
US4053947A (en) Method and apparatus for executing sequential data processing instructions in function units of a computer
US5303261A (en) High-throughput pipelined communication channel for interruptible data transmission
JPH0424741B2 (enrdf_load_stackoverflow)
JPS63158652A (ja) 並列データポート選択方法及び装置
SU1287172A1 (ru) Устройство формировани маршрута сообщени в однородной вычислительной системе
USRE40317E1 (en) System for receiving a control signal from a device for selecting its associated clock signal for controlling the transferring of information via a buffer
SU1259276A1 (ru) Адаптер канал-канал
US5191654A (en) Microprocessor for high speed data processing
CA1124875A (en) Microcontroller for disk files
CA1124883A (en) Microcontroller for disk files
CA1124878A (en) Microcontroller for disk files

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees