JPH0556543B2 - - Google Patents

Info

Publication number
JPH0556543B2
JPH0556543B2 JP60212821A JP21282185A JPH0556543B2 JP H0556543 B2 JPH0556543 B2 JP H0556543B2 JP 60212821 A JP60212821 A JP 60212821A JP 21282185 A JP21282185 A JP 21282185A JP H0556543 B2 JPH0556543 B2 JP H0556543B2
Authority
JP
Japan
Prior art keywords
memory
address
block
data
cache memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP60212821A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6272041A (ja
Inventor
Izuyuki Uehara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP60212821A priority Critical patent/JPS6272041A/ja
Publication of JPS6272041A publication Critical patent/JPS6272041A/ja
Publication of JPH0556543B2 publication Critical patent/JPH0556543B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP60212821A 1985-09-25 1985-09-25 キヤツシユメモリ制御装置 Granted JPS6272041A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60212821A JPS6272041A (ja) 1985-09-25 1985-09-25 キヤツシユメモリ制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60212821A JPS6272041A (ja) 1985-09-25 1985-09-25 キヤツシユメモリ制御装置

Publications (2)

Publication Number Publication Date
JPS6272041A JPS6272041A (ja) 1987-04-02
JPH0556543B2 true JPH0556543B2 (enrdf_load_stackoverflow) 1993-08-19

Family

ID=16628911

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60212821A Granted JPS6272041A (ja) 1985-09-25 1985-09-25 キヤツシユメモリ制御装置

Country Status (1)

Country Link
JP (1) JPS6272041A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0775611A2 (en) 1993-12-22 1997-05-28 Nihon Plast Co., Ltd. Reel device for cable

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6479843A (en) * 1987-09-22 1989-03-24 Nec Corp Information processor
DE69330875T2 (de) * 1992-02-28 2002-04-11 Oki Electric Industry Co., Ltd. Cachespeichervorrichtung.
WO2001037098A1 (fr) * 1999-11-16 2001-05-25 Hitachi, Ltd Dispositif et systeme informatique
JP5583893B2 (ja) * 2008-05-28 2014-09-03 富士通株式会社 演算処理装置及び演算処理装置の制御方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59177782A (ja) * 1983-03-25 1984-10-08 Nec Corp バツフアメモリ制御方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0775611A2 (en) 1993-12-22 1997-05-28 Nihon Plast Co., Ltd. Reel device for cable

Also Published As

Publication number Publication date
JPS6272041A (ja) 1987-04-02

Similar Documents

Publication Publication Date Title
US6324597B2 (en) Host controller interface descriptor fetching unit
US5526508A (en) Cache line replacing system for simultaneously storing data into read and write buffers having multiplexer which controls by counter value for bypassing read buffer
JPS5821353B2 (ja) チヤネル対メモリ書込み装置
EP1006451B1 (en) A DMA transfer device capable of high-speed consecutive access to pages in a memory
JPS6235949A (ja) メモリ−装置
CN110235113B (zh) 存储器控制器和用于数据处理的系统和方法
JPH0556543B2 (enrdf_load_stackoverflow)
JPH0115903B2 (enrdf_load_stackoverflow)
US20020004861A1 (en) DMA controller in which bus access ratio can be set
JPH03147157A (ja) 情報処理装置
JPH0551933B2 (enrdf_load_stackoverflow)
JPH0415493B2 (enrdf_load_stackoverflow)
JPH09319657A (ja) 命令読み込み用バッファを備えたプロセッサ
JP2924643B2 (ja) ディジタル信号処理方法及び装置
JPS63180153A (ja) キヤツシユ記憶のラインバツク制御方式
JPS59180878A (ja) バツフアストア制御方式
JPS61241825A (ja) デ−タ転送方法
JP2703255B2 (ja) キャッシュメモリ書込み装置
JPH0447350A (ja) 主記憶読み出し応答制御方式
JP2776388B2 (ja) 記憶制御方法及び記憶装置
JPH0520192A (ja) キヤツシユメモリのストア方式
JPH0793215A (ja) 半導体記憶装置
JP2507634B2 (ja) 情報処理装置
JPH0685154B2 (ja) 中間バッファ制御方式
JPH04359336A (ja) キャッシュメモリのデータ置換回路

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees