JPH0548489B2 - - Google Patents

Info

Publication number
JPH0548489B2
JPH0548489B2 JP59265717A JP26571784A JPH0548489B2 JP H0548489 B2 JPH0548489 B2 JP H0548489B2 JP 59265717 A JP59265717 A JP 59265717A JP 26571784 A JP26571784 A JP 26571784A JP H0548489 B2 JPH0548489 B2 JP H0548489B2
Authority
JP
Japan
Prior art keywords
output
value
input
sign
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59265717A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61143845A (ja
Inventor
Yoshiro Omotani
Masanobu Tanaka
Atsushi Ishizu
Teruo Kitani
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP59265717A priority Critical patent/JPS61143845A/ja
Publication of JPS61143845A publication Critical patent/JPS61143845A/ja
Publication of JPH0548489B2 publication Critical patent/JPH0548489B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Tone Control, Compression And Expansion, Limiting Amplitude (AREA)
JP59265717A 1984-12-17 1984-12-17 デイジタル演算回路 Granted JPS61143845A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59265717A JPS61143845A (ja) 1984-12-17 1984-12-17 デイジタル演算回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59265717A JPS61143845A (ja) 1984-12-17 1984-12-17 デイジタル演算回路

Publications (2)

Publication Number Publication Date
JPS61143845A JPS61143845A (ja) 1986-07-01
JPH0548489B2 true JPH0548489B2 (cs) 1993-07-21

Family

ID=17421029

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59265717A Granted JPS61143845A (ja) 1984-12-17 1984-12-17 デイジタル演算回路

Country Status (1)

Country Link
JP (1) JPS61143845A (cs)

Also Published As

Publication number Publication date
JPS61143845A (ja) 1986-07-01

Similar Documents

Publication Publication Date Title
US5329475A (en) Data round-off device for rounding-off m-bit digital data into (m-n) bit digital data
US4761760A (en) Digital adder-subtracter with tentative result correction circuit
EP0209308B1 (en) Circuitry for complementing binary numbers
US4623872A (en) Circuit for CSD-coding of a binary number represented in two's complement
US4750146A (en) Method and apparatus for compensating for the truncation error in a filtered signal by adding the error to the positive part of the signal and subtracting the error from the negative part of the signal
JPH051498B2 (cs)
JPS61159827A (ja) ディジタル―アナログ変換方法
JPH0548489B2 (cs)
US5463571A (en) Multi-nary OR logic device
JPS6116110B2 (cs)
JP2606326B2 (ja) 乗算器
JPS62173530A (ja) デイジタル演算回路
JP2558739B2 (ja) 絶対値回路
JPS63262910A (ja) デイジタル演算回路
KR950010822B1 (ko) 다치논리와 2치논리의 배타적 논리합 연산기 및 연산방법
JPS6374311A (ja) デイジタル演算回路
JPS6399610A (ja) デイジタル演算回路
JPS6374307A (ja) デイジタル演算回路
JPS6374310A (ja) デイジタル演算回路
KR100270814B1 (ko) 자리이동-가산기를 이용한 필터링계수구현방법 및 장치
JPS6399608A (ja) デイジタル演算回路
JPS63262909A (ja) デイジタル演算回路
JPS6399607A (ja) デイジタル演算回路
KR950010823B1 (ko) 다치논리와 2치논리의 논리곱 연산기 및 연산방법
JPS6374308A (ja) デイジタル演算回路