JPH0546640B2 - - Google Patents

Info

Publication number
JPH0546640B2
JPH0546640B2 JP59235407A JP23540784A JPH0546640B2 JP H0546640 B2 JPH0546640 B2 JP H0546640B2 JP 59235407 A JP59235407 A JP 59235407A JP 23540784 A JP23540784 A JP 23540784A JP H0546640 B2 JPH0546640 B2 JP H0546640B2
Authority
JP
Japan
Prior art keywords
optical
splitter
bistable element
output signal
flip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59235407A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61115299A (ja
Inventor
Isatake Sawano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP59235407A priority Critical patent/JPS61115299A/ja
Publication of JPS61115299A publication Critical patent/JPS61115299A/ja
Publication of JPH0546640B2 publication Critical patent/JPH0546640B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Shift Register Type Memory (AREA)
JP59235407A 1984-11-08 1984-11-08 光シフトレジスタ回路 Granted JPS61115299A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59235407A JPS61115299A (ja) 1984-11-08 1984-11-08 光シフトレジスタ回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59235407A JPS61115299A (ja) 1984-11-08 1984-11-08 光シフトレジスタ回路

Publications (2)

Publication Number Publication Date
JPS61115299A JPS61115299A (ja) 1986-06-02
JPH0546640B2 true JPH0546640B2 (cg-RX-API-DMAC7.html) 1993-07-14

Family

ID=16985633

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59235407A Granted JPS61115299A (ja) 1984-11-08 1984-11-08 光シフトレジスタ回路

Country Status (1)

Country Link
JP (1) JPS61115299A (cg-RX-API-DMAC7.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5032010A (en) * 1988-12-19 1991-07-16 Gte Laboratories Incorporated Optical serial-to-parallel converter

Also Published As

Publication number Publication date
JPS61115299A (ja) 1986-06-02

Similar Documents

Publication Publication Date Title
JP3094950B2 (ja) 光送信装置及び光送信方法
US6934308B1 (en) Precoding circuit and precoding-mulitplexing circuit for realizing very high transmission rate in optical fiber communication
CA1289640C (en) Nonlinear random sequence generators
US4761060A (en) Optical delay type flipflop and shift register using it
JPH0546640B2 (cg-RX-API-DMAC7.html)
US4843331A (en) Coherent digital signal blanking, biphase modulation and frequency doubling circuit and methodology
JPS61113199A (ja) 光シフトレジスタ回路
JPH0584492B2 (cg-RX-API-DMAC7.html)
US4965866A (en) Very low loss microwave modulator having two phase states O, π
JPS623231A (ja) 光信号シフト回路
JPH0711650B2 (ja) 光dフリツプフロツプ回路
Yuan et al. Bit-serial realisations of maximum and minimum filters
Oliveira et al. New design of all-optical logic universal NAND gate formed by NOT (A AND B) gates using Michelson interferometer based on semiconductor optical amplifier
US6049571A (en) Encoding circuit with a function of zero continuous-suppression in a data transmission system
JPH1132031A (ja) クロック再生装置
JPS61113037A (ja) 光dフリツプフロツプ回路
US7057538B1 (en) 1/N-rate encoder circuit topology
CN1291554C (zh) 移相二进制传输编码器、相位调制器以及光网络元件
JP2762572B2 (ja) 光dフリップフロップ回路
GB2201534A (en) Arithmetic assembly
JPS63146024A (ja) 光可変分岐回路
Taylor Integrated optical logic circuits
JPS62139530A (ja) 光tフリツプフロツプ回路
JPH0766133B2 (ja) 光dフリツプフロツプ回路駆動方法
RU2012148C1 (ru) Приемное устройство последовательностей максимальной длины