JPH0534856B2 - - Google Patents
Info
- Publication number
- JPH0534856B2 JPH0534856B2 JP58249416A JP24941683A JPH0534856B2 JP H0534856 B2 JPH0534856 B2 JP H0534856B2 JP 58249416 A JP58249416 A JP 58249416A JP 24941683 A JP24941683 A JP 24941683A JP H0534856 B2 JPH0534856 B2 JP H0534856B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- error correction
- errors
- signal
- error
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000012937 correction Methods 0.000 claims description 28
- 238000001514 detection method Methods 0.000 claims description 13
- 230000005236 sound signal Effects 0.000 claims description 11
- 238000000034 method Methods 0.000 claims description 10
- 238000012545 processing Methods 0.000 claims description 9
- 238000010586 diagram Methods 0.000 description 4
- 230000005540 biological transmission Effects 0.000 description 3
- 230000006866 deterioration Effects 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 2
- 238000010295 mobile communication Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Error Detection And Correction (AREA)
Description
【発明の詳細な説明】
産業上の利用分野
本発明は、例えばデイジタル移動通信回線のよ
うに、回線誤りが非常に多い回線で、アナログ音
声信号をデイジタル信号に変換して伝送する場合
において、回線誤りに伴う信号品質の劣化を抑圧
する符復号方法に関するものである。DETAILED DESCRIPTION OF THE INVENTION Field of Industrial Application The present invention is useful for converting analog audio signals into digital signals and transmitting them on a line with many line errors, such as a digital mobile communication line. The present invention relates to a coding/decoding method that suppresses deterioration in signal quality due to errors.
従来例の構成とその問題点
従来の符復号方法について第１図を用いて説明
する。第１図Ａは符号化のための回路、第１図Ｂ
は復号のための回路で、１は入力端子、２は符号
化回路、３は誤り訂正符号化回路、４は送信端子
である。また５は受信端子、６は誤り訂正回路、
７は復号回路、８は出力端子である。Configuration of conventional example and its problems The conventional encoding/decoding method will be explained using FIG. 1. Figure 1A is a circuit for encoding, Figure 1B
is a circuit for decoding, 1 is an input terminal, 2 is an encoding circuit, 3 is an error correction encoding circuit, and 4 is a transmission terminal. Further, 5 is a receiving terminal, 6 is an error correction circuit,
7 is a decoding circuit, and 8 is an output terminal.
入力端子１に印加されたアナログ音声信号は、
符号化回路２により一定長毎のデイジタル信号に
符号化される。次に誤り訂正符号化回路３によ
り、前記の符号化された信号に冗長ビツトを付加
し、符号ブロツクとして送信端子４より出力す
る。この信号はデイジタル移動無線等の回線を経
て第１図Ｂの受信端子５に導びかれる。受信端子
５に入力された、回線誤りを含む受信符号ブロツ
クは、誤り訂正回路６により誤りを訂正される。
次にこの誤り訂正を施された符号系列は、復号回
路７により原信号に復号され、出力端子８に元の
アナログ音声信号が再生される。 The analog audio signal applied to input terminal 1 is
The encoding circuit 2 encodes the signal into a digital signal of a certain length. Next, the error correction encoding circuit 3 adds redundant bits to the encoded signal and outputs it from the transmission terminal 4 as a code block. This signal is guided to the receiving terminal 5 in FIG. 1B via a line such as a digital mobile radio. A received code block containing a line error inputted to the receiving terminal 5 has its errors corrected by an error correction circuit 6.
Next, this error-corrected code sequence is decoded into an original signal by a decoding circuit 7, and the original analog audio signal is reproduced at an output terminal 8.
しかしながら、上記従来の方法においては、受
信端子５に入力された符号ブロツクが、誤り訂正
回路６で訂正不可能なほど誤りを含むとき、復号
回路７に入力される符号系列は、その１ブロツク
の間に誤りを含むことになる。そのため復号回路
７は誤つた符号を復号し、その間雑音が出力端子
８に生じるという欠点があつた。第３図Ａは上記
従来例の出力端子８における出力波形の一例を示
している。第３図Ａにおいて、t1−t2間の波形
は、誤つた受信符号ブロツクを復号したことによ
り生じた雑音波形の一例である。 However, in the conventional method described above, when the code block input to the receiving terminal 5 contains errors that cannot be corrected by the error correction circuit 6, the code sequence input to the decoding circuit 7 is There will be errors in between. Therefore, the decoding circuit 7 decodes the erroneous code, and during this time noise is generated at the output terminal 8, which is a drawback. FIG. 3A shows an example of the output waveform at the output terminal 8 of the conventional example. In FIG. 3A, the waveform between t1 and t2 is an example of a noise waveform caused by decoding an erroneous received code block.
発明の目的
本発明は上記従来の欠点を解消するもので、回
線誤りにより生じる信号品質の劣化を抑えること
のできる符復号方法を提供することを目的とす
る。OBJECTS OF THE INVENTION The present invention solves the above-mentioned conventional drawbacks, and an object of the present invention is to provide a coding/decoding method that can suppress deterioration of signal quality caused by line errors.
発明の構成
上記目的を達成するため、本発明の符復号方法
は、アナログ音声信号をデイジタル符号に変換す
る符号化回路と、前記デイジタル符号を誤り訂正
可能な範囲の誤りは訂正できかつそれを超える誤
りは検出できる誤り訂正検出符号に変換する誤り
訂正符号化回路と、前記誤り訂正検出符号の誤り
を訂正する誤り訂正回路と、この誤り訂正回路に
よつて訂正されたデイジタル符号を復号する復号
回路と、前記誤り訂正検出符号に誤りが多すぎて
誤り訂正回路では訂正不可能な場合を検出する誤
り検出回路と、この誤り検出回路に検出信号が得
られた場合に前記復号回路の復号信号を整合性の
良い波形に置き換える波形処理回路とを用い、回
線誤りが少ない場合は誤り訂正によつて元の信号
を復号し、それを超える誤りがある場合はそれを
検出して波形処理を施す構成としたものである。Composition of the Invention In order to achieve the above object, the coding/decoding method of the present invention includes a coding circuit that converts an analog audio signal into a digital code, and a coding circuit that can correct errors within the error correctable range of the digital code and exceed the error correctable range. An error correction encoding circuit that converts into an error correction detection code that can detect errors, an error correction circuit that corrects errors in the error correction detection code, and a decoding circuit that decodes the digital code corrected by the error correction circuit. an error detection circuit that detects when the error correction detection code has too many errors that cannot be corrected by the error correction circuit; A configuration that uses a waveform processing circuit that replaces a waveform with good consistency, decodes the original signal by error correction when there are few line errors, and detects and performs waveform processing when there are more errors. That is.
実施例の説明
以下、本発明の一実施例について、図面に基づ
いて説明する。なお、符号化の為の構成は第１図
Ａと同じなので省略する。DESCRIPTION OF EMBODIMENTS An embodiment of the present invention will be described below with reference to the drawings. Note that the configuration for encoding is the same as that in FIG. 1A, so a description thereof will be omitted.
第２図において、９は受信端子、１０は誤り訂
正回路、１１は復号回路、１２は波形処理回路、
１３は出力端子、１４は誤り検出回路である。 In FIG. 2, 9 is a receiving terminal, 10 is an error correction circuit, 11 is a decoding circuit, 12 is a waveform processing circuit,
13 is an output terminal, and 14 is an error detection circuit.
次に動作を説明する。第１図Ａの誤り訂正符号
化回路３により符号化信号に冗長ビツトを付加す
る際、誤り訂正不可能な誤りを検出できるような
符号ブロツクを作る。受信端子９に入力された受
信符号ブロツクは、誤り訂正が可能な程度しか誤
りを含まない場合、誤り訂正回路１０により誤り
訂正を施された後、復号回路１１に導かれ原信号
に復号される。一方、誤り検出回路１４は、受信
符号ブロツクについてその誤りの数が多すぎて誤
り訂正回路１０では訂正不可能なほど誤りを含む
場合を検出し、この検出信号を用いて波形処理回
路１２を制御する。この様な受信符号ブロツクに
対しては、波形処理回路１２は復号回路１１の復
号信号を、整合性の良い別の波形に置き換えて出
力端子１３に出力する。前記の整合性の良い波形
としては、原音声信号の基本周期の整数倍前の復
号信号を用いる。第３図Ａは復号回路１１の復号
信号波形の一例を示し、第３図Ｂは出力端子１３
の出力波形の一例を示している。第３図Ａにおい
て、t1−t2間の波形は、誤り訂正回路１０では訂
正不可能なほど誤りを多く含んだ場合の復号波形
であり、雑音状になつていることが分る。第３図
Ｂにおいては、t1−t2間は波形処理回路１２によ
り、原音声信号の１周期Ｔだけ前にあたるt1′−
t2′間の波形により置き換えられている。 Next, the operation will be explained. When redundant bits are added to the encoded signal by the error correction encoding circuit 3 of FIG. 1A, a code block is created that can detect errors that cannot be corrected. If the received code block input to the receiving terminal 9 contains errors only to the extent that error correction is possible, the received code block is subjected to error correction by an error correction circuit 10, and then guided to a decoding circuit 11 where it is decoded into an original signal. . On the other hand, the error detection circuit 14 detects when the received code block contains so many errors that the error correction circuit 10 cannot correct them, and controls the waveform processing circuit 12 using this detection signal. do. For such received code blocks, the waveform processing circuit 12 replaces the decoded signal of the decoding circuit 11 with another waveform with good matching and outputs it to the output terminal 13. As the well-matched waveform, a decoded signal that is an integral multiple of the fundamental period of the original audio signal is used. FIG. 3A shows an example of the decoded signal waveform of the decoding circuit 11, and FIG. 3B shows an example of the decoded signal waveform of the decoding circuit 11.
An example of the output waveform is shown. In FIG. 3A, it can be seen that the waveform between t 1 and t 2 is a decoded waveform that contains so many errors that the error correction circuit 10 cannot correct them, and is noise-like. In FIG. 3B, between t 1 and t 2 , the waveform processing circuit 12 generates t 1 '-, which is one period T before the original audio signal.
It is replaced by the waveform between t 2 ′.
このように本実施例においては、訂正不可能な
誤りによる雑音が、整合性の良い波形に置き換え
られることにより、復号されたアナログ音声信号
の品質劣化を抑える利点がある。 In this way, this embodiment has the advantage of suppressing quality deterioration of the decoded analog audio signal by replacing noise due to uncorrectable errors with a waveform with good consistency.
発明の効果
以上のように本発明によれば、訂正可能な回線
誤りは訂正し、訂正不可能な回線誤りがある場合
には、音声信号の基本周期の整数倍前の復号信号
から切り出した波形に置き換える処理を行うた
め、音声信号の位相の連続性が保たれ、補間によ
る雑音の発生を少なくすることができる利点を有
する。Effects of the Invention As described above, according to the present invention, correctable line errors are corrected, and when there is an uncorrectable line error, a waveform cut out from a decoded signal at an integral multiple of the fundamental period of the audio signal is generated. This has the advantage that the continuity of the phase of the audio signal is maintained and the generation of noise due to interpolation can be reduced.
第１図Ａは従来及び本発明の一実施例における
符復号方法の実施に用いる符号化のための回路の
ブロツク図、第１図Ｂは従来の符復号方法の実施
に用いる復号のための回路のブロツク図、第２図
は本発明の一実施例における符復号方法の実施に
用いる復号のための回路のブロツク図、第３図Ａ
は従来及び本発明の一実施例における符復号方法
の実施に用いる復号回路の出力波形図、第３図Ｂ
は本発明の一実施例における符復号方法による出
力波形図である。
１……入力端子、２……符号化回路、３……誤
り訂正符号化回路、４……送信端子、９……受信
端子、１０……誤り訂正回路、１１……復号回
路、１２……波形処理回路、１３……出力端子、
１４……誤り検出回路。
FIG. 1A is a block diagram of an encoding circuit used to implement the conventional encoding/decoding method and an embodiment of the present invention, and FIG. 1B is a decoding circuit used to implement the conventional encoding/decoding method. FIG. 2 is a block diagram of a decoding circuit used to implement the encoding/decoding method in one embodiment of the present invention, and FIG.
FIG. 3B is an output waveform diagram of the decoding circuit used to implement the encoding/decoding method in the conventional method and in one embodiment of the present invention.
is an output waveform diagram according to the encoding/decoding method according to an embodiment of the present invention. DESCRIPTION OF SYMBOLS 1...Input terminal, 2...Encoding circuit, 3...Error correction encoding circuit, 4...Transmission terminal, 9...Reception terminal, 10...Error correction circuit, 11...Decoding circuit, 12... Waveform processing circuit, 13...output terminal,
14...Error detection circuit.
Claims (1)
る符号化回路と、前記デイジタル符号を誤り訂正
可能な範囲の誤りは訂正できかつそれを超える誤
りは検出できる誤り訂正検出符号に変換する誤り
訂正符号化回路と、前記誤り訂正検出符号の誤り
を訂正する誤り訂正回路と、この誤り訂正回路に
よつて訂正されたデイジタル符号を復号する復号
回路と、前記誤り訂正検出符号に誤りが多すぎて
誤り訂正回路では訂正不可能な場合を検出する誤
り検出回路と、この誤り検出回路に検出信号が得
られた場合に前記復号回路の復号信号を原音声基
本周期の整数倍前の復号信号に置き換える波形処
理回路とを用い、回線誤りが少ない場合は誤り訂
正によつて元の信号を復号し、それを超える誤り
がある場合はそれを検出して波形処理を施す音声
信号の符復号方法。1. An encoding circuit that converts an analog audio signal into a digital code, and an error correction encoding circuit that converts the digital code into an error correction detection code that can correct errors within an error-correctable range and detect errors exceeding that range. , an error correction circuit that corrects errors in the error correction detection code; a decoding circuit that decodes the digital code corrected by the error correction circuit; an error detection circuit that detects an uncorrectable case; and a waveform processing circuit that replaces the decoded signal of the decoding circuit with a decoded signal that is an integer multiple of the original speech fundamental period when a detection signal is obtained in the error detection circuit. An audio signal coding/decoding method that decodes the original signal using error correction when there are few line errors, and detects and performs waveform processing when there are more errors.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24941683A JPS60136425A (en) | 1983-12-24 | 1983-12-24 | Encoding and decoding method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24941683A JPS60136425A (en) | 1983-12-24 | 1983-12-24 | Encoding and decoding method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60136425A JPS60136425A (en) | 1985-07-19 |
| JPH0534856B2 true JPH0534856B2 (en) | 1993-05-25 |
Family
ID=17192646
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP24941683A Granted JPS60136425A (en) | 1983-12-24 | 1983-12-24 | Encoding and decoding method |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60136425A (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5795780A (en) * | 1980-12-04 | 1982-06-14 | Victor Co Of Japan Ltd | Data error correction system |
| JPS58182113A (en) * | 1982-04-20 | 1983-10-25 | Mitsubishi Electric Corp | Signal correcting device |
-
1983
- 1983-12-24 JP JP24941683A patent/JPS60136425A/en active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5795780A (en) * | 1980-12-04 | 1982-06-14 | Victor Co Of Japan Ltd | Data error correction system |
| JPS58182113A (en) * | 1982-04-20 | 1983-10-25 | Mitsubishi Electric Corp | Signal correcting device |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60136425A (en) | 1985-07-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0116975B1 (en) | Speech-adaptive predictive coding system | |
| KR950007889B1 (en) | Method and system for error correction in digitally encoded speech | |
| JP2621614B2 (en) | Code error detection circuit | |
| JP2002043953A (en) | Error correction method and error correction device | |
| JP2591242B2 (en) | Error detection method | |
| JP2715398B2 (en) | Error correction codec | |
| JPH0534856B2 (en) | ||
| US7269551B2 (en) | Apparatus including an error detector and a limiter for decoding an adaptive differential pulse code modulation receiving signal | |
| GB2146875A (en) | Communications systems | |
| JPH10290216A (en) | Method for error-correction decoding and device therefor | |
| JP3287543B2 (en) | Error correction encoding method and decoding method | |
| JPH08293801A (en) | Method and device for controlling error of digital information | |
| KR100438801B1 (en) | Encoding and decoding apparatus being robust to random error | |
| KR950008490B1 (en) | 8/11 decoder | |
| JP2985173B2 (en) | Digital information receiver | |
| JP3345698B2 (en) | Error correction decoding circuit | |
| JPH0310487A (en) | Decoder | |
| JP3135241B2 (en) | Error detection and correction decoding device | |
| KR100317280B1 (en) | apparatus and method for correcting error of reed-solomon product code in mobile terminal | |
| JPH0258815B2 (en) | ||
| JP2796190B2 (en) | VOX control method | |
| JPH05316053A (en) | Error correction coding method | |
| JP2751271B2 (en) | Digital transceiver | |
| JPH0645955A (en) | Error correction system | |
| JPS61283225A (en) | Decoder for error correction code |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |