JPH0534705B2 - - Google Patents

Info

Publication number
JPH0534705B2
JPH0534705B2 JP62147667A JP14766787A JPH0534705B2 JP H0534705 B2 JPH0534705 B2 JP H0534705B2 JP 62147667 A JP62147667 A JP 62147667A JP 14766787 A JP14766787 A JP 14766787A JP H0534705 B2 JPH0534705 B2 JP H0534705B2
Authority
JP
Japan
Prior art keywords
processor
address
virtual
main
additional
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP62147667A
Other languages
English (en)
Japanese (ja)
Other versions
JPS63311467A (ja
Inventor
Hitoshi Takagi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP62147667A priority Critical patent/JPS63311467A/ja
Publication of JPS63311467A publication Critical patent/JPS63311467A/ja
Publication of JPH0534705B2 publication Critical patent/JPH0534705B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP62147667A 1987-06-12 1987-06-12 マルチプロセッサシステムにおける仮想記憶管理方法 Granted JPS63311467A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62147667A JPS63311467A (ja) 1987-06-12 1987-06-12 マルチプロセッサシステムにおける仮想記憶管理方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62147667A JPS63311467A (ja) 1987-06-12 1987-06-12 マルチプロセッサシステムにおける仮想記憶管理方法

Publications (2)

Publication Number Publication Date
JPS63311467A JPS63311467A (ja) 1988-12-20
JPH0534705B2 true JPH0534705B2 (enrdf_load_html_response) 1993-05-24

Family

ID=15435548

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62147667A Granted JPS63311467A (ja) 1987-06-12 1987-06-12 マルチプロセッサシステムにおける仮想記憶管理方法

Country Status (1)

Country Link
JP (1) JPS63311467A (enrdf_load_html_response)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57162164A (en) * 1981-03-30 1982-10-05 Nec Corp Data transfer device

Also Published As

Publication number Publication date
JPS63311467A (ja) 1988-12-20

Similar Documents

Publication Publication Date Title
US4674038A (en) Recovery of guest virtual machines after failure of a host real machine
CA1273125A (en) Memory management system
JPH02228744A (ja) データ処理システム
JPH041374B2 (enrdf_load_html_response)
JP3481737B2 (ja) ダンプ採取装置およびダンプ採取方法
JPS588018B2 (ja) 多重プロセッサシステム
EP0117930A1 (en) Interactive work station with auxiliary microprocessor for storage protection
JPH0534705B2 (enrdf_load_html_response)
Goeckelmann et al. A kernel running in DSM-design aspects of a distributed operating system
JPH10187616A (ja) 状態記録再現方法、ならびに同方法を実現する計算機システム、及び同方法がプログラムされ記憶されるメモリ装置
JP2937857B2 (ja) 共通記憶装置のロックフラグ解除方式および方法
JP3312652B2 (ja) マルチプロセッサアーキテクチャでのデータベース管理方式
JPH03656B2 (enrdf_load_html_response)
JP3187446B2 (ja) キャッシュメモリ制御装置
JPS63311468A (ja) マルチプロセッサシステムにおける仮想記憶管理方法
JPH06259274A (ja) 二重系システム
JPS6020779B2 (ja) 複合形電子計算機システム
CN120216227A (zh) 一种缺页异常的处理方法、装置及设备
JP2798140B2 (ja) 仮想空間制御方式
JP2830293B2 (ja) プログラム実行方法
JP2825589B2 (ja) バス制御方式
JPS63303446A (ja) 情報処理装置
JPH0426737B2 (enrdf_load_html_response)
JPS6136641B2 (enrdf_load_html_response)
JPH03210645A (ja) キヤツシユ制御方式