JPH05335395A - Method for making soi film thickness uniform in soil substrate - Google Patents

Method for making soi film thickness uniform in soil substrate

Info

Publication number
JPH05335395A
JPH05335395A JP13884592A JP13884592A JPH05335395A JP H05335395 A JPH05335395 A JP H05335395A JP 13884592 A JP13884592 A JP 13884592A JP 13884592 A JP13884592 A JP 13884592A JP H05335395 A JPH05335395 A JP H05335395A
Authority
JP
Japan
Prior art keywords
film thickness
soi
soi substrate
soi film
etching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP13884592A
Other languages
Japanese (ja)
Other versions
JP2970217B2 (en
Inventor
Yutaka Ota
豊 大田
Takao Abe
孝夫 阿部
Masatake Nakano
正剛 中野
Masayasu Katayama
正健 片山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shin Etsu Handotai Co Ltd
Original Assignee
Shin Etsu Handotai Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shin Etsu Handotai Co Ltd filed Critical Shin Etsu Handotai Co Ltd
Priority to JP13884592A priority Critical patent/JP2970217B2/en
Publication of JPH05335395A publication Critical patent/JPH05335395A/en
Application granted granted Critical
Publication of JP2970217B2 publication Critical patent/JP2970217B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Abstract

PURPOSE:To suppress an irregularity in an SOI film thickness to + or -0.3mum or less over the whole face of an SOI substrate even in the SOI substrate whose SOI film thickness is 10mum or more by a method wherein the SOI film thickness in each section inside the face of the SOI substrate is measured and an SOI film is etched by a prescribed etching margin. CONSTITUTION:The face of an SOI substrate 11 is partitioned into a plurality of sections; the SOI film thickness of individual sections W1 to Wn is measured individually by using a Fourier-transform infrared spectrometer; a film-thickness map is formed. Then, an etching margin which sets the SOI film thickness of the individual sections to a specific value is computed for the individual sections W1 to Wn on the basis of the film-thickness map. After that, a dry etching apparatus 30 which can selectively etch only a prescribed region is scanned on the SOI substrate 11, the SOI film of the individual sections W1 to Wn is etched and treated by a prescribed etching margin. The dry etching apparatus can selectively etch only a region having a diameter of, e.g. 8 to 14mm.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、SOI膜厚をSOI基
板全面に亘って均一化する方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for making an SOI film thickness uniform over the entire surface of an SOI substrate.

【0002】[0002]

【従来の技術】従来、誘電体基板上に1μm以上の厚さ
を有する単結晶半導体薄膜を形成する方法としては、単
結晶サファイア基板上に単結晶シリコン膜等をエピタキ
シャル成長させる技術が良く知られているが、この技術
においては、誘電体基板と気相成長されるシリコン単結
晶との間に格子定数の不一致があるため、シリコン気相
成長層に多数の結晶欠陥が発生し、このために該技術は
実用性に乏しい。
2. Description of the Related Art Conventionally, as a method of forming a single crystal semiconductor thin film having a thickness of 1 μm or more on a dielectric substrate, a technique of epitaxially growing a single crystal silicon film or the like on a single crystal sapphire substrate is well known. However, in this technique, a large number of crystal defects occur in the silicon vapor phase growth layer due to the mismatch of the lattice constants between the dielectric substrate and the vapor-grown silicon single crystal. The technology is lacking in practicality.

【0003】そこで、近年、SOI( Si On Insulato
r)構造の接合ウエーハ(以下、SOI基板と称す)が
特に注目されるに至った。このSOI基板は、例えば2
枚の半導体基板の少なくとも一方を酸化処理してその基
板の少なくとも一方の表面に酸化膜を形成し、これら2
枚の半導体基板を前記酸化膜が中間層になるようにして
重ね合わせた後、これらを所定温度に加熱して接着し、
その一方の半導体基板を平面研削した後、更に研磨して
これを薄膜化し、単結晶シリコン薄膜(以下、SOI膜
と称す)とすることによって得られる。
Therefore, in recent years, SOI (Si On Insulato)
A bonded wafer having a r) structure (hereinafter referred to as an SOI substrate) has particularly attracted attention. This SOI substrate is, for example, 2
At least one of the semiconductor substrates is oxidized to form an oxide film on the surface of at least one of the substrates.
After stacking the semiconductor substrates on each other so that the oxide film serves as an intermediate layer, these are heated to a predetermined temperature to be bonded,
It is obtained by subjecting one of the semiconductor substrates to surface grinding, and then further polishing to thin this to obtain a single crystal silicon thin film (hereinafter referred to as an SOI film).

【0004】ところで、パワーものに用いられるSOI
基板は、SOI膜厚が比較的厚く10μm以上である
が、その厚さは均一で、バラツキは少なくとも±0.3
μm以下であることが要求される。
By the way, SOI used for power
The substrate has a relatively large SOI film thickness of 10 μm or more, but the thickness is uniform and the variation is at least ± 0.3.
It is required to be less than μm.

【0005】[0005]

【発明が解決しようとする課題】しかしながら、現行の
研磨における管理方法の下ではSOI膜厚の均一化には
限界があり、SOI膜厚をバラツキ±0.3μm以下に
抑えて均一化することは不可能であった。
However, there is a limit to the uniformization of the SOI film thickness under the current management method in polishing, and it is impossible to make the SOI film thickness uniform by suppressing the variation to ± 0.3 μm or less. It was impossible.

【0006】本発明は上記問題に鑑みてなされたもの
で、その目的とする処は、SOI膜厚が10μm以上の
SOI基板においても、SOI膜厚のバラツキを基板全
面に亘って±0.3μm以下に抑えることができるSO
I基板におけるSOI膜厚均一化方法を提供することに
ある。
The present invention has been made in view of the above problems. The object of the present invention is to provide a SOI substrate having an SOI film thickness of 10 μm or more with a variation in the SOI film thickness of ± 0.3 μm over the entire surface of the substrate. SO that can be kept below
An object of the present invention is to provide a method for uniforming the SOI film thickness on an I substrate.

【0007】[0007]

【課題を解決するための手段】上記目的を達成すべく本
発明は、SOI基板面内を複数に区画し、フーリエ変換
赤外分光計を用いて各区画のSOI膜厚をそれぞれ測定
して膜厚マップを作成し、各区画のSOI膜厚が所定値
となるためのエッチング代を前記膜厚マップに基づいて
各区画毎に計算し、所定の領域のみを選択的にエッチン
グ可能なドライエッチング装置をSOI基板上で走査し
て各区画のSOI膜を所定のエッチング代だけエッチン
グ処理することをその特徴とする。
In order to achieve the above object, the present invention divides the surface of an SOI substrate into a plurality of sections, and measures the SOI film thickness of each section using a Fourier transform infrared spectrometer. A dry etching apparatus capable of creating a thickness map, calculating an etching allowance for the SOI film thickness of each section to become a predetermined value for each section based on the film thickness map, and selectively etching only a predetermined area Is scanned on the SOI substrate and the SOI film in each section is etched by a predetermined etching amount.

【0008】[0008]

【作用】本発明者等はフーリエ変換赤外分光計(以下、
FTIRと称す)を用いてSOI膜厚を測定する方法
(以下、FTIR法と称す)を先に提案したが、該方法
によれば厚さ10μm以上のSOI膜厚であってもこれ
を高精度に測定できることがわかった。
[Function] The present inventors have made a Fourier transform infrared spectrometer (hereinafter,
A method for measuring the SOI film thickness using FTIR (hereinafter referred to as the FTIR method) was previously proposed, but this method provides high accuracy even if the SOI film thickness is 10 μm or more. It turns out that it can measure.

【0009】従って、本発明のようにSOI基板面の各
区画のSOI膜厚をFTIR法によって測定して膜厚マ
ップを作成し、この膜厚マップに基づいて各区画におけ
るSOI膜のエッチング代を計算し、ドライエッチング
装置によって各区画のSOI膜をエッチング代だけエッ
チング処理すれば、10μm以上の厚さのSOI膜であ
っても、その厚さを±0.3μm以下のバラツキに抑え
て均一化することができる。
Therefore, as in the present invention, the SOI film thickness of each section of the SOI substrate surface is measured by the FTIR method to create a film thickness map, and the etching allowance of the SOI film in each section is determined based on this film thickness map. Even if the SOI film having a thickness of 10 μm or more is calculated and the SOI film of each section is etched by the dry etching apparatus, the thickness of the SOI film can be made uniform within ± 0.3 μm. can do.

【0010】[0010]

【実施例】以下に本発明の実施例を添付図面に基づいて
説明する。
Embodiments of the present invention will be described below with reference to the accompanying drawings.

【0011】本発明方法においては、図1に示すよう
に、先ずSOI基板11が複数の区画W1,W2…Wn
に分割され、各区画W1,W2…WnのSOI膜厚がF
TIR法によって測定されて膜厚マップが作成される。
In the method of the present invention, as shown in FIG. 1, first, the SOI substrate 11 is divided into a plurality of sections W1, W2 ... Wn.
And the SOI film thickness of each section W1, W2 ... Wn is F
A film thickness map is created by measurement by the TIR method.

【0012】ここで、FTIRによるSOI膜厚の測定
方法を図2乃至図4に基づいて概説する。尚、図2はF
TIR法によるSOI膜厚測定系の基本構成図、図3は
SOI基板における光路差と反射赤外光強度との関係を
示す図、図4は酸化膜厚1,2,3μm上の5〜32μ
mの膜厚を有するSOI膜に対しFTIR法によって測
定されたSOI膜厚と走査型電子顕微鏡(SEM)によ
って測定されたSOI膜厚との相関を示す図である。
The method of measuring the SOI film thickness by FTIR will be outlined with reference to FIGS. 2 to 4. 2 is F
Basic configuration diagram of SOI film thickness measurement system by TIR method, FIG. 3 is a diagram showing a relationship between optical path difference in an SOI substrate and reflected infrared light intensity, and FIG. 4 is 5 to 32 μ on oxide film thicknesses 1, 2 and 3 μm.
It is a figure which shows the correlation of the SOI film thickness measured by the FTIR method, and the SOI film thickness measured by the scanning electron microscope (SEM) with respect to the SOI film which has a film thickness of m.

【0013】図2に示すように、赤外線発生用ランプ1
によって発生した波長2.5〜25μmの連続赤外光
を、固定鏡2と移動鏡3及びビームスプリッター4で構
成されるマイケルソン干渉計を用いて干渉光とし、この
干渉光をSOI基板11上のSOI膜12上に照射す
る。
As shown in FIG. 2, an infrared ray generating lamp 1
The continuous infrared light having a wavelength of 2.5 to 25 μm generated by is converted into interference light by using a Michelson interferometer composed of the fixed mirror 2, the movable mirror 3 and the beam splitter 4, and the interference light is placed on the SOI substrate 11. Irradiation is performed on the SOI film 12.

【0014】而して、前記固定鏡2と移動鏡3との光路
差Δを連続的に変えて得られる干渉光をSOI膜12上
に照射すると、固定鏡2と移動鏡3との光路差Δが或る
特定の値を持つ際に、合成された反射光は特異な挙動を
示す。つまり、図3に示す光路差−反射赤外光強度曲線
上に反射光強度がピーク値を示すサイドバースト(ピー
ク集合部分)と称される部分が生じる。
When the SOI film 12 is irradiated with the interference light obtained by continuously changing the optical path difference Δ between the fixed mirror 2 and the movable mirror 3, the optical path difference between the fixed mirror 2 and the movable mirror 3 is irradiated. When Δ has a certain specific value, the combined reflected light exhibits a peculiar behavior. That is, on the optical path difference-reflected infrared light intensity curve shown in FIG. 3, there occurs a portion called a side burst (peak aggregation portion) where the reflected light intensity has a peak value.

【0015】本発明者等は、光路差−反射赤外光強度曲
線上において、反射光強度にピークが生じる光路差Δと
SOI膜厚との間に存在する相関を見出した。即ち、光
路差−反射赤外光強度曲線における複数のサイドバース
トの各々に存在する極小ピークの内、光路差Δの絶対値
の最も小さい極小ピークのその光路差(図2に示す例で
は、図示の光路差Δmin)がSOI膜厚に対応してい
ることを見い出した。
The present inventors have found a correlation existing between the optical path difference Δ at which the reflected light intensity has a peak and the SOI film thickness on the optical path difference-reflected infrared light intensity curve. That is, of the minimum peaks present in each of the plurality of side bursts in the optical path difference-reflected infrared light intensity curve, the minimum peak having the smallest absolute value of the optical path difference Δ has its optical path difference (in the example shown in FIG. It was found that the optical path difference (Δmin) of 1 corresponds to the SOI film thickness.

【0016】而して、上記相関によれば、厚さ10μm
以上のSOI膜であっても、その厚さを高精度に測定す
ることができる。図4にFTIR法によって測定された
SOI膜厚と走査型電子顕微鏡(SEM)を用いて測定
されたSOI膜厚との関係を示すが、これによれば両者
のデータの相関係数は0.999であって、両者には非
常に高い相関があることがわかる。
According to the above correlation, the thickness is 10 μm.
Even with the above SOI film, its thickness can be measured with high accuracy. FIG. 4 shows the relationship between the SOI film thickness measured by the FTIR method and the SOI film thickness measured by using a scanning electron microscope (SEM). According to this, the correlation coefficient of both data is 0. It is 999, and it can be seen that the two have a very high correlation.

【0017】以上に説明したFTIR法によって前述の
ようにSOI基板11の各区画W1,W2…Wnについ
てSOI膜厚が測定されて膜厚マップが作成されると、
各区画W1,W2…WnのSOI膜厚が所定値となるた
めに必要なエッチング代が膜厚マップに基づいて各区画
W1,W2…Wn毎に計算される。
When the SOI film thickness is measured for each of the sections W1, W2 ... Wn of the SOI substrate 11 by the FTIR method described above and a film thickness map is created,
Wn is calculated for each of the sections W1, W2 ... Wn based on the film thickness map so that the SOI film thickness of each section W1, W2 ... Wn becomes a predetermined value.

【0018】次に、図5に示すように、SOI基板11
は反応室20内でドライエッチング装置30によってそ
のSOI膜12が、各区画W1,W2…Wnについて計
算されたエッチング代分だけエッチングされて除去され
る。即ち、反応室20内にはX−Y平面(水平面 )内
を移動し得るX−Yテーブル40が収納されており、該
X−Yテーブル40上には円板状の下部電極31が固定
されている。又、反応室20内には円柱状の上部電極3
2が収納されており、両電極31,32には交流電源3
3が接続されている。そして、両電極31,32及び交
流電源33がドライエッチング装置30を構成してお
り、該ドライエッチング装置30は直径8〜14mmφ
の領域のみを選択的にエッチング可能である。
Next, as shown in FIG. 5, the SOI substrate 11
In the reaction chamber 20, the SOI film 12 is etched and removed by the dry etching device 30 by the etching amount calculated for each of the sections W1, W2 ... Wn. That is, an XY table 40 that can move in an XY plane (horizontal plane) is housed in the reaction chamber 20, and a disk-shaped lower electrode 31 is fixed on the XY table 40. ing. In addition, a cylindrical upper electrode 3 is provided in the reaction chamber 20.
2 is housed, and an AC power source 3 is placed on both electrodes 31, 32.
3 is connected. The electrodes 31, 32 and the AC power supply 33 constitute a dry etching device 30, and the dry etching device 30 has a diameter of 8 to 14 mmφ.
It is possible to selectively etch only the area.

【0019】而して、図5に示すように、SOI基板1
1が反応室20内の下部電極31上に固定され、反応室
20内には反応ガス(SF6 /O2 ガス)が供給され
る。その後、X−Yテーブル40が駆動されてドライエ
ッチング装置30の上部電極32がSOI基板11上を
区画W1,W2…Wnの順に走査し、ドライエッチング
装置30は両電極31,32間の放電によってSOI基
板11のSOI膜12を各区画W1,W2…Wnについ
て所定のエッチング代だけエッチングして薄層化し、S
OI基板11の全区画W1,W2…Wnについてエッチ
ング処理が終了すると、SOI膜厚は所望の値及び所望
のバラツキ(±0.3μm)以下となってSOI基板1
1の全面に亘って均一化される。尚、ドライエッチング
装置30の走査速度は、SOI基板11面の各区画W
1,W2…Wnにおけるエッチング代とエッチング速度
によって決定される。
Thus, as shown in FIG. 5, the SOI substrate 1
1 is fixed on the lower electrode 31 in the reaction chamber 20, and the reaction gas (SF 6 / O 2 gas) is supplied into the reaction chamber 20. Then, the XY table 40 is driven so that the upper electrode 32 of the dry etching device 30 scans the SOI substrate 11 in the order of sections W1, W2 ... Wn, and the dry etching device 30 is discharged by the electrodes 31 and 32. The SOI film 12 of the SOI substrate 11 is thinned by etching a predetermined etching allowance for each of the sections W1, W2 ... Wn.
When the etching process is completed for all the sections W1, W2 ... Wn of the OI substrate 11, the SOI film thickness becomes a desired value and a desired variation (± 0.3 μm) or less, and the SOI substrate 1
1 is made uniform over the entire surface. In addition, the scanning speed of the dry etching apparatus 30 depends on each section W on the surface of the SOI substrate 11.
1, W2 ... Wn are determined by the etching allowance and the etching rate.

【0020】ここで、具体例について説明する。Here, a specific example will be described.

【0021】SOI膜厚の所望値が20.0μmである
場合、5”N型<100>、中央の厚さが21.5μm
であるSOI膜を有するSOI基板に対して本発明方法
を適用した。
If the desired value of SOI film thickness is 20.0 μm, 5 ″ N type <100>, center thickness is 21.5 μm.
The method of the present invention was applied to the SOI substrate having the SOI film.

【0022】先ず、SOI基板を全面に亘って10mm
方眼に区画し、FTIR法によって各区画毎にSOI膜
厚を測定して膜厚マップを作成したが、このときのSO
I膜厚のバラツキは±1.0μmであった。
First, the SOI substrate is entirely covered by 10 mm.
It was divided into square grids, and the SOI film thickness was measured for each partition by the FTIR method to create a film thickness map.
The variation in the I film thickness was ± 1.0 μm.

【0023】次に、SOI基板の各区画毎にエッチング
代を計算し、ドライエッチング装置によってエッチング
代分だけエッチング処理した。尚、エッチング処理には
直径8mmφの上部電極と直径200mmφの下部電極
を用い、両者の間隔を60mmに設定し、反応室内に反
応ガス(SF6 /O2 ガス)を45/5cc/minの
割合で供給しながら、両電極に周波数13.56MH
z、電力0.2Wの交流を印加した。又、ドライエッチ
ング装置の走査速度Vは、走査領域のSOI膜をXμm
として、V=8×0.06/(X−20.0)(mm/
min)によって求めた。ここに、8は前記上部電極の
直径(mm)、0.06はSOI膜の深さ方向のエッチ
ング速度(μm/min)である。
Next, the etching allowance was calculated for each section of the SOI substrate, and the dry etching apparatus performed the etching process by the etching allowance. In the etching process, an upper electrode with a diameter of 8 mmφ and a lower electrode with a diameter of 200 mmφ were used, the distance between them was set to 60 mm, and the reaction gas (SF 6 / O 2 gas) was supplied at a rate of 45/5 cc / min in the reaction chamber. Frequency of 13.56MH for both electrodes
An alternating current of z and power of 0.2 W was applied. Also, the scanning speed V of the dry etching apparatus is set to X μm for the SOI film in the scanning region.
As V = 8 × 0.06 / (X-20.0) (mm /
min). Here, 8 is the diameter (mm) of the upper electrode, and 0.06 is the etching rate (μm / min) in the depth direction of the SOI film.

【0024】而して、エッチング後のSOI膜厚分布と
しては、20.5±0.25μmという結果が得られ、
SOI膜厚のバラツキを±0.3μm以下に抑えて均一
化することができた。
As a result, the SOI film thickness distribution after etching is 20.5 ± 0.25 μm.
It was possible to make the SOI film thickness uniform by suppressing the variation in the SOI film thickness to ± 0.3 μm or less.

【0025】[0025]

【発明の効果】以上の説明で明らかな如く、本発明によ
れば、SOI基板面内を複数に区画し、フーリエ変換赤
外分光計を用いて各区画のSOI膜厚をそれぞれ測定し
て膜厚マップを作成し、各区画のSOI膜厚が所定値と
なるためのエッチング代を前記膜厚マップに基づいて各
区画毎に計算し、所定の領域のみを選択的にエッチング
可能なドライエッチング装置をSOI基板上で走査して
各区画のSOI膜を所定のエッチング代だけエッチング
処理するようにしたため、SOI膜厚が10μm以上の
SOI基板においても、SOI膜厚を±0.3μm以下
のバラツキに抑えて均一化することができるという効果
が得られる。
As is apparent from the above description, according to the present invention, the SOI substrate surface is divided into a plurality of sections, and the SOI film thickness of each section is measured by using a Fourier transform infrared spectrometer. A dry etching apparatus capable of creating a thickness map, calculating an etching allowance for the SOI film thickness of each section to become a predetermined value for each section based on the film thickness map, and selectively etching only a predetermined area Since the SOI film is scanned on the SOI substrate and the SOI film in each section is etched only by a predetermined etching allowance, the SOI film thickness of the SOI film having a thickness of 10 μm or more has a variation of ± 0.3 μm or less. An effect that it can be suppressed and uniformed can be obtained.

【図面の簡単な説明】[Brief description of drawings]

【図1】区画されたSOI基板の平面図である。FIG. 1 is a plan view of a partitioned SOI substrate.

【図2】FTIR法によるSOI膜厚測定系の基本構成
図である。
FIG. 2 is a basic configuration diagram of an SOI film thickness measurement system by an FTIR method.

【図3】SOI基板における光路差と反射赤外光強度と
の関係を示す図である。
FIG. 3 is a diagram showing a relationship between an optical path difference on an SOI substrate and a reflected infrared light intensity.

【図4】FTIR法によって測定されたSOI膜厚と走
査型電子顕微鏡(SEM)によって測定されたSOI膜
厚との相関を示す図である。
FIG. 4 is a diagram showing a correlation between an SOI film thickness measured by an FTIR method and an SOI film thickness measured by a scanning electron microscope (SEM).

【図5】本発明方法を実施するための装置の構成図であ
る。
FIG. 5 is a block diagram of an apparatus for carrying out the method of the present invention.

【符号の説明】[Explanation of symbols]

2 固定鏡 3 移動鏡 11 SOI基板 12 SOI膜 30 ドライエッチング装置 2 fixed mirror 3 moving mirror 11 SOI substrate 12 SOI film 30 dry etching apparatus

───────────────────────────────────────────────────── フロントページの続き (72)発明者 片山 正健 群馬県安中市磯部2丁目13番1号信越半導 体株式会社半導体磯部研究所内 ─────────────────────────────────────────────────── ─── Continuation of the front page (72) Inventor Masatake Katayama 2-13-1 Isobe, Annaka-shi, Gunma Shin-Etsu Semiconductor Co., Ltd.

Claims (4)

【特許請求の範囲】[Claims] 【請求項1】 SOI基板面内を複数に区画し、フーリ
エ変換赤外分光計を用いて各区画のSOI膜厚をそれぞ
れ測定して膜厚マップを作成し、各区画のSOI膜厚が
所定値となるためのエッチング代を前記膜厚マップに基
づいて各区画毎に計算し、所定の領域のみを選択的にエ
ッチング可能なドライエッチング装置をSOI基板上で
走査して各区画のSOI膜を所定のエッチング代だけエ
ッチング処理することを特徴とするSOI基板における
SOI膜厚均一化方法。
1. An SOI substrate surface is divided into a plurality of sections, the SOI film thickness of each section is measured using a Fourier transform infrared spectrometer, and a film thickness map is created. The etching allowance to obtain the value is calculated for each section based on the film thickness map, and a dry etching apparatus capable of selectively etching only a predetermined region is scanned on the SOI substrate to remove the SOI film of each section. A method of uniformizing an SOI film thickness on an SOI substrate, which comprises performing an etching process for a predetermined etching amount.
【請求項2】 前記フーリエ変換赤外分光計を用いるS
OI膜厚の測定方法とは、マイケルソン干渉計を構成す
る固定鏡と移動鏡との光路差を連続的に変えて得られる
干渉光をSOI基板上に照射して光路差−反射赤外光強
度曲線を得、この曲線における複数のサイドバーストの
各々に存在する極小ピークの中から光路差の絶対値の最
も小さいものを選択し、その極小ピークの光路差からS
OI膜厚を求めることを特徴とする請求項1記載のSO
I基板におけるSOI膜厚均一化方法。
2. An S using the Fourier transform infrared spectrometer.
The measuring method of the OI film thickness is that the optical path difference-reflected infrared light is obtained by irradiating the SOI substrate with the interference light obtained by continuously changing the optical path difference between the fixed mirror and the moving mirror which constitute the Michelson interferometer. An intensity curve is obtained, and the minimum absolute value of the optical path difference is selected from the minimum peaks present in each of the plurality of side bursts in this curve, and S is determined from the optical path difference of the minimum peak.
The SO according to claim 1, wherein the OI film thickness is obtained.
Method of uniformizing SOI film thickness on I substrate.
【請求項3】 前記ドライエッチング装置は、直径8〜
14mmφの領域のみを選択的にエッチング可能である
ことを特徴とする請求項1記載のSOI基板におけるS
OI膜厚均一化方法。
3. The dry etching apparatus has a diameter of 8 to
The S in the SOI substrate according to claim 1, wherein only a region of 14 mmφ can be selectively etched.
OI film thickness uniforming method.
【請求項4】 前記ドライエッチング装置の走査速度
は、SOI基板面の各区画におけるエッチング代とエッ
チング速度から決められることを特徴とする請求項1記
載のSOI基板におけるSOI膜厚均一化方法。
4. The method for uniformizing an SOI film thickness on an SOI substrate according to claim 1, wherein the scanning speed of the dry etching apparatus is determined from an etching allowance and an etching speed in each section of the SOI substrate surface.
JP13884592A 1992-05-29 1992-05-29 Method for making SOI film thickness uniform on SOI substrate Expired - Lifetime JP2970217B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13884592A JP2970217B2 (en) 1992-05-29 1992-05-29 Method for making SOI film thickness uniform on SOI substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13884592A JP2970217B2 (en) 1992-05-29 1992-05-29 Method for making SOI film thickness uniform on SOI substrate

Publications (2)

Publication Number Publication Date
JPH05335395A true JPH05335395A (en) 1993-12-17
JP2970217B2 JP2970217B2 (en) 1999-11-02

Family

ID=15231531

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13884592A Expired - Lifetime JP2970217B2 (en) 1992-05-29 1992-05-29 Method for making SOI film thickness uniform on SOI substrate

Country Status (1)

Country Link
JP (1) JP2970217B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004128079A (en) * 2002-09-30 2004-04-22 Speedfam Co Ltd Multistage local dry etching method for soi (silicon on insulator) wafer
JP2011518312A (en) * 2007-12-14 2011-06-23 インテクプラス カンパニー、リミテッド 3D shape measuring device
JP2013051291A (en) * 2011-08-30 2013-03-14 Sumco Corp Evaluation method of processing amount of silicon wafer, and silicon wafer for evaluation

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004128079A (en) * 2002-09-30 2004-04-22 Speedfam Co Ltd Multistage local dry etching method for soi (silicon on insulator) wafer
JP2011518312A (en) * 2007-12-14 2011-06-23 インテクプラス カンパニー、リミテッド 3D shape measuring device
JP2013051291A (en) * 2011-08-30 2013-03-14 Sumco Corp Evaluation method of processing amount of silicon wafer, and silicon wafer for evaluation

Also Published As

Publication number Publication date
JP2970217B2 (en) 1999-11-02

Similar Documents

Publication Publication Date Title
EP0514046B1 (en) System and method for controlling and executing the etching of a wafer
US3808068A (en) Differential etching of garnet materials
US6258497B1 (en) Precise endpoint detection for etching processes
US5279703A (en) Process for the thin etching of substrates
JPS5814644B2 (en) Hikaridensouronoseizouhouhou
JPH06140365A (en) Method for making soi film thickness uniform in soi substrate
JPH05335395A (en) Method for making soi film thickness uniform in soil substrate
KR20010029456A (en) Flattening process for bonded semiconductor substrates
CN100492598C (en) Method and equipment for etching substrate characteristic using alternative deposit/etching procedure
JPH07201822A (en) Dry etching device
JP2945034B2 (en) Dry etching method
JPS58158989A (en) Distributed feedback type semiconductor laser
JPS6245035A (en) Manufacture of semiconductor device
JPS63155628A (en) Measurement of crystal defect
JPS57148342A (en) Recrystal method of semiconductor element
JPS5961124A (en) Method for formation of thin film
JPS62243314A (en) Manufacture of semiconductor device
JP2519139B2 (en) Method for uniformizing thickness of Si single crystal thin film
JPS6017911A (en) Manufacture of semiconductor device
JPS5890722A (en) Semiconductor device
JPS63287087A (en) Manufacture of semiconductor laser
JPH02260416A (en) Manufacture of semiconductor device
JPS63281488A (en) Manufacture of optical component
JPS62257718A (en) Solid phase epitaxy of semiconductor thin film
JP2961843B2 (en) Evaluation method of etching damage