JPH05335195A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPH05335195A
JPH05335195A JP4141207A JP14120792A JPH05335195A JP H05335195 A JPH05335195 A JP H05335195A JP 4141207 A JP4141207 A JP 4141207A JP 14120792 A JP14120792 A JP 14120792A JP H05335195 A JPH05335195 A JP H05335195A
Authority
JP
Japan
Prior art keywords
exposure
resist film
semiconductor device
mask
dye
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP4141207A
Other languages
Japanese (ja)
Inventor
Masanori Soenosawa
正宣 添ノ澤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP4141207A priority Critical patent/JPH05335195A/en
Publication of JPH05335195A publication Critical patent/JPH05335195A/en
Withdrawn legal-status Critical Current

Links

Abstract

PURPOSE:To enhance a resist in focal depth so as to obtain a desired resist pattern equally formed for both the higher part and the lower part of a step even in a region with large level difference. CONSTITUTION:A photoresist film 4 is applied onto a semiconductor substrate 1 and exposed to light through the intermediary of a mask 5, whereby only the surface of the film 4 is removed by developing. Then, dyeing liquid is applied onto the surface of the photoresist film 4 and heated, whereby a dyeing layer 8 is formed on the surface of the photoresist film 4. Then, a developing process is carried out, and the exposed part 7 is removed together with the dye layer 8. In succession, all the surface of the substrate 1 is exposed using the unexposed dye layer 8 as a mask and then developed, whereby a fine photoresist pattern 4A is obtained. In result, the pattern image of a mask 5 transferred onto the photoresist film 4 is determined by a first light exposure, and it is good enough that the pattern image is printed on only the surface of the photoresist film 4 as an optical contrast in a first light exposure process, so that a photoresist is enhanced in focal depth and a pattern image can be formed high enough in resolution both on a higher part and a lower part in a region large in level difference at the same time.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は半導体装置の製造方法に
関し、特にレジスト膜による微細パターンの形成方法に
関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of manufacturing a semiconductor device, and more particularly to a method of forming a fine pattern with a resist film.

【0002】[0002]

【従来の技術】従来の半導体装置の製造工程における微
細パターンの形成方法について、図3(a)〜(c)を
参照して説明する。
2. Description of the Related Art A conventional method of forming a fine pattern in a semiconductor device manufacturing process will be described with reference to FIGS.

【0003】まず図3(a)に示すように、半導体基板
1上に酸化膜2及びAl膜3を形成したのち、前面にフ
ォトレジスト膜4を塗布する。例えばi線の波長(36
5nm)を有する紫外光6により、マスク5を介して、
露光を行う。
First, as shown in FIG. 3A, an oxide film 2 and an Al film 3 are formed on a semiconductor substrate 1, and then a photoresist film 4 is applied on the front surface. For example, i-line wavelength (36
5 nm) through the mask 5,
Expose.

【0004】次に図3(b)に示すように、現像後のパ
ターン形状を向上させるため、半導体基板1を加熱す
る。
Next, as shown in FIG. 3B, the semiconductor substrate 1 is heated in order to improve the pattern shape after development.

【0005】次に図3(c)に示すように、アルカリ性
の現像液を用いて現像を行うと、露光部のみが溶解し、
ポジ型の微細なフォトレジストパターン4Aが形成され
る。
Next, as shown in FIG. 3C, when development is performed using an alkaline developing solution, only the exposed portion is dissolved,
A positive type fine photoresist pattern 4A is formed.

【0006】以下このフォトレジストパターン4Aをマ
スクとしてドライエッチング方によりAl膜3をエッチ
ングすることにより、Al配線を形成する。
Thereafter, the Al film 3 is etched by dry etching using the photoresist pattern 4A as a mask to form an Al wiring.

【0007】[0007]

【発明が解決しようとする課題】上述したように半導体
基板上には酸化膜2等による種々の段差が存在する為、
この上にフォトレジスト膜を塗布すると、半導体基板上
の段差の影響をそのまま受けることとなる。この結果、
段差上部のフォトレジスト膜の焦点位置と、段差下部の
フォトレジスト膜の解像する焦点位置とが異なり、大き
な段差の上下では、フォトレジスト膜の解像する焦点の
許容範囲(焦点深度)を大きく越えてしまい、段差上下
で同時に精度良く解像することができなくなるため、微
細なパターンの形成が困難となる。又、段差の上部より
下部へと移る位置においては、レジスト膜厚が大きく変
化する為、定在波の影響により、レジスト膜厚の変化に
対する解像度が異なり、精度良く分離解像することが困
難となる。このため、半導体装置の信頼性及び集積度を
向上させることができないという問題点がある。
As described above, since various steps due to the oxide film 2 and the like exist on the semiconductor substrate,
If a photoresist film is applied on this, the influence of the step on the semiconductor substrate is directly received. As a result,
The focus position of the photoresist film above the step is different from the focus position where the photoresist film below the step is resolved, and the tolerance range (focal depth) of the focus of the photoresist film is increased above and below a large step. Since it cannot be resolved with high accuracy at the top and bottom of the step at the same time, it becomes difficult to form a fine pattern. Further, since the resist film thickness greatly changes at the position where the step moves from the upper part to the lower part of the step, the resolution with respect to the change of the resist film thickness is different due to the influence of the standing wave, which makes it difficult to separate and resolve with high accuracy. Become. Therefore, there is a problem that the reliability and the degree of integration of the semiconductor device cannot be improved.

【0008】[0008]

【課題を解決するための手段】第1の発明の半導体装置
の製造方法は、半導体基板の一主面にレジスト膜を形成
する工程と、マスクを介し前記レジスト膜の表面のみを
現像により除去可能な露光量で第1の露光を行なう工程
と、露光した前記レジスト膜の表面に染料を混入させた
のち現像し露光部を除去する工程と、表面の一部が除去
された前記レジスト膜をマスクとし第2の露光を行なう
工程とを含むものである。
According to the method of manufacturing a semiconductor device of the first invention, a step of forming a resist film on one main surface of a semiconductor substrate and a step of removing only the surface of the resist film through a mask are possible. First exposure with a different exposure amount, a step of mixing a dye on the exposed surface of the resist film and then developing to remove the exposed portion, and a mask of the resist film with a part of the surface removed. And a step of performing a second exposure.

【0009】第2の発明の半導体装置の製造方法は、半
導体基板の一主面にレジスト膜を形成する工程と、この
レジスト膜の表面に染料を混入させたのちマスクを介し
レジスト膜の表面のみを現像により除去可能な露光量で
第1の露光を行なう工程と、前記レジスト膜を現像し表
面の露光部のみを除去したのち第2の露光を行なう工程
とを含むものである。
In the method for manufacturing a semiconductor device of the second invention, a step of forming a resist film on one main surface of a semiconductor substrate, and a step of mixing a dye on the surface of the resist film and then only a surface of the resist film through a mask The first exposure step is performed with an exposure amount that can be removed by development, and the second exposure step is performed after the resist film is developed to remove only the exposed portion of the surface.

【0010】[0010]

【実施例】次に本発明について図面を参照して説明す
る。図1(a)〜(d)は本発明の第1の実施例を説明
するための半導体チップ断面図である。
The present invention will be described below with reference to the drawings. 1A to 1D are cross-sectional views of semiconductor chips for explaining a first embodiment of the present invention.

【0011】まず図1(a)に示すように、酸化膜2と
Al膜3が形成され段差を有する半導体基板1上にフォ
トレジスト膜4を塗布する。次に、フォトレジスト膜の
表面のみが現像により除去されるような露光量、例えば
フォトレジスト膜4の解像する感度の0.7倍の露光量
を用い、マスク5を介して紫外光6、例えばi線の波長
(365nm)で第1の露光を行ない、露光部7を形成
する。
First, as shown in FIG. 1A, a photoresist film 4 is applied onto a semiconductor substrate 1 having an oxide film 2 and an Al film 3 and having a step. Next, using the exposure amount such that only the surface of the photoresist film is removed by the development, for example, the exposure amount 0.7 times the resolution of the photoresist film 4 is used, the ultraviolet light 6 is passed through the mask 5. For example, the first exposure is performed at the wavelength of i-line (365 nm) to form the exposed portion 7.

【0012】次に図1(b)に示すように、フォトレジ
スト膜4の表面に、エーテルやアルコール等の有機溶剤
を溶かした染料を塗布し、ホットプレート上で加熱して
染料をフォトレジスト膜4の表面に混入させ染料層8を
形成する。i線を吸収する染料としては、例えばアゾベ
ンゼン系の4−ニトロアゾベンゼン(Nitroazo
benzene),シフエニルポリエン系のジフエニル
ポリエン(Diphenyl polyen:n=1〜
4),ベンゾアゾール系の2−(4−メトキシカルボニ
ルスチリル)ベンゾアゾール〔2−(4−Methox
ycarbonylstyryl )benzoazo
le〕等を用いることができる。
Next, as shown in FIG. 1 (b), a dye in which an organic solvent such as ether or alcohol is dissolved is applied to the surface of the photoresist film 4 and heated on a hot plate to apply the dye to the photoresist film. The dye layer 8 is formed by mixing the dye layer 8 on the surface. Examples of the dye that absorbs i-rays include azobenzene-based 4-nitroazobenzene (Nitroazo).
Benzene), a diphenyl polyene (Diphenyl polyene: n = 1 to 1)
4), benzazole-based 2- (4-methoxycarbonylstyryl) benzazole [2- (4-Methox
ycarbonylstyryl) benzozo
le] and the like can be used.

【0013】次に図1(c)に示すように、現像を行
い、フォトレジスト膜表面の露光部7のみを除去する。
次でブロードバンド(広い波長幅)光9または基板に垂
直な方向の光により第2の露光(全面露光)を行なう。
Next, as shown in FIG. 1C, development is performed to remove only the exposed portion 7 on the surface of the photoresist film.
Next, a second exposure (overall exposure) is performed with broadband (wide wavelength width) light 9 or light in a direction perpendicular to the substrate.

【0014】つぎに図1(d)に示すように、現像を行
うことにより、微細なフォトレジストパターン4Aを形
成する。次でこのフォトレジストパターン4Aをマスク
としてAl膜3をエッチングし、Al配線3Aを形成す
る。
Next, as shown in FIG. 1D, development is performed to form a fine photoresist pattern 4A. Next, the Al film 3 is etched using the photoresist pattern 4A as a mask to form an Al wiring 3A.

【0015】尚、図1(b)においてホットプレートの
代りに赤外線や遠赤外線を用いてフォトレジスト膜の表
面のみを加熱し、染料をフォトレジスト膜4の表面に混
入してもよい。この場合、フォトレジスト膜の表面に混
入する染料の量を容易に制御できる。
In FIG. 1B, instead of the hot plate, infrared rays or far infrared rays may be used to heat only the surface of the photoresist film to mix the dye into the surface of the photoresist film 4. In this case, the amount of dye mixed on the surface of the photoresist film can be easily controlled.

【0016】このように第1の実施例では、第1の露光
により、フォトレジスト膜4の表面部分のみを露光後、
フォトレジスト膜4の表面に染料を混入させ、現像によ
り、第1の露光による露光部を除去し、未露光部の染料
層8をマスクとして、第2の露光(全面露光)を行い現
像することにより、フォトレジスト膜4に転写されるマ
スクのパターン像は、第1の露光により決定される。そ
して第2の露光により、微細なフォトレジストパターン
の形成を行うため、第1の露光においては、フォトレジ
スト膜表面部分のみ光のコントラストが得られれば良い
ことになる。従来の技術では、フォトレジストパターン
を得る為にフォトレジスト膜全体で光のコントラストが
必要であったのに対し、本実施例においては第1の露光
でフォトレジスト膜の表面のみ光のコントラストがあれ
ば良いことから、パターンの幅が0.5μmの場合、第
1の露光における焦点深度が1.5μmから3.0μm
へと約2倍向上するため、大きな段差の上下でも、十分
同時に解像できる。
As described above, in the first embodiment, after exposing only the surface portion of the photoresist film 4 by the first exposure,
Dye is mixed into the surface of the photoresist film 4 to remove the exposed portion by the first exposure by development, and second exposure (overall exposure) is performed using the dye layer 8 in the unexposed portion as a mask for development. Thus, the pattern image of the mask transferred to the photoresist film 4 is determined by the first exposure. Then, since a fine photoresist pattern is formed by the second exposure, it suffices that the light contrast be obtained only in the surface portion of the photoresist film in the first exposure. In the conventional technique, light contrast is required for the entire photoresist film in order to obtain a photoresist pattern, whereas in the present embodiment, only the surface of the photoresist film has light contrast in the first exposure. Therefore, when the pattern width is 0.5 μm, the depth of focus in the first exposure is 1.5 μm to 3.0 μm.
Since it is improved by about 2 times, it is possible to resolve at the same time even at the top and bottom of a large step.

【0017】第2の露光の方法として、半導体基板に対
して垂直な方向の露光光のみを用いることにより、最初
の露光,現像により得られたパターン寸法をそのまま下
まで転写することができる。また、広い波長幅の光源を
用いることにより、フォトレジスト内部での定在波効果
を抑制することができる。
As the second exposure method, by using only the exposure light in the direction perpendicular to the semiconductor substrate, the pattern size obtained by the first exposure and development can be directly transferred to the bottom. Further, by using a light source with a wide wavelength width, the standing wave effect inside the photoresist can be suppressed.

【0018】図2(a)〜(c)は本発明の第2の実施
例を説明するための半導体チップの断面図である。
2 (a) to 2 (c) are sectional views of a semiconductor chip for explaining the second embodiment of the present invention.

【0019】はじめに、図2に示すように、第1の実施
例と同様に半導体基板1上のAl膜3上にフォトレジス
ト膜4を塗布する。次でフォトレジスト膜3の表面に、
溶剤に溶かした染料を塗布し、遠赤外線10を用いてフ
ォトレジスト4の表面のみを加熱し、染料をレジスト表
面に混入させ、染料層8Aを形成する。
First, as shown in FIG. 2, a photoresist film 4 is applied on the Al film 3 on the semiconductor substrate 1 as in the first embodiment. Next, on the surface of the photoresist film 3,
A dye dissolved in a solvent is applied, and only the surface of the photoresist 4 is heated using far infrared rays 10 to mix the dye into the resist surface to form a dye layer 8A.

【0020】次に図2(b)に示すように、フォトレジ
スト膜表面の染料の混入した深さの部分がほぼ除去でき
るような露光量を用い、マスク5を介して、紫外光6,
例えばi線の波長で第1の露光を行う。
Next, as shown in FIG. 2 (b), the UV light 6 is passed through the mask 5 using an exposure amount that can almost remove the dye-containing depth portion of the photoresist film surface.
For example, the first exposure is performed with the wavelength of i-line.

【0021】次に、図2(c)に示すように、現像を行
い露光部のフォトレジスト表面部分のみを除去する。次
で広い波長幅を持つブロードバント光9を用いて全面露
光し、現像を行うことにより、微細なフォトレジストパ
ターン4Aを形成する。以下このフォトレジストパター
ン4AをマスクとしてAl膜3をエッチングし、Al配
線を形成する。
Then, as shown in FIG. 2C, development is performed to remove only the photoresist surface portion of the exposed portion. Next, the entire surface is exposed by using broad band light 9 having a wide wavelength width and is developed to form a fine photoresist pattern 4A. Thereafter, the Al film 3 is etched using the photoresist pattern 4A as a mask to form an Al wiring.

【0022】この第2の実施例においても第1の実施例
と同様に、微細なAl配線を精度良く形成できる。
Also in the second embodiment, as in the first embodiment, fine Al wiring can be formed with high precision.

【0023】尚、上記実施例では第1の露光光としてi
線等の紫外線を用いた場合について説明したが、これに
限定されるものではなく、遠赤外線,電子線,X線,エ
キシマレーザビームを用いてもよい。また第2の露光に
は、紫外線の他遠紫外線及びエキシマレーザビームを用
いることができる。
In the above embodiment, the first exposure light is i
Although the case of using ultraviolet rays such as rays has been described, the present invention is not limited to this, and far infrared rays, electron rays, X rays, and excimer laser beams may be used. Further, far ultraviolet rays and excimer laser beams can be used in addition to ultraviolet rays for the second exposure.

【0024】[0024]

【発明の効果】以上説明したように本発明は、段差のあ
るレジスト膜の表面部分に染料を混入した染料層からな
るマスクを形成し、このマスクを用いて残りのレジスト
膜を露光することにより、解像度の良いレジストの微細
パターンを形成できる。従って段差のある部分にも微細
な配線等を精度良く形成できるため、半導体装置の信頼
性及び集積度を向上させることができるという効果があ
る。
As described above, according to the present invention, a mask made of a dye layer mixed with a dye is formed on the surface portion of a resist film having a step, and the remaining resist film is exposed using this mask. It is possible to form a fine pattern of resist with good resolution. Therefore, fine wiring and the like can be accurately formed even in a stepped portion, so that there is an effect that the reliability and the degree of integration of the semiconductor device can be improved.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の第1の実施例を説明するための半導体
チップの断面図。
FIG. 1 is a cross-sectional view of a semiconductor chip for explaining a first embodiment of the present invention.

【図2】本発明の第2の実施例を説明するための半導体
チップの断面図。
FIG. 2 is a sectional view of a semiconductor chip for explaining a second embodiment of the present invention.

【図3】従来の半導体装置の製造方法を説明するための
半導体チップの断面図。
FIG. 3 is a cross-sectional view of a semiconductor chip for explaining a conventional method of manufacturing a semiconductor device.

【符号の説明】[Explanation of symbols]

1 半導体基板 2 酸化膜 3,3A Al膜 4 フォトレジスト膜 4A フォトレジストパターン 5 マスク 6 紫外光 7 露光部 8 染料層 9 ブロードバンド光 10 遠赤外線 1 Semiconductor substrate 2 Oxide film 3,3A Al film 4 Photoresist film 4A Photoresist pattern 5 Mask 6 UV light 7 Exposure part 8 Dye layer 9 Broadband light 10 Far infrared

Claims (9)

【特許請求の範囲】[Claims] 【請求項1】 半導体基板の一主面にレジスト膜を形成
する工程と、マスクを介し前記レジスト膜の表面のみを
現像により除去可能な露光量で第1の露光を行なう工程
と、露光した前記レジスト膜の表面に染料を混入させた
のち現像し露光部を除去する工程と、表面の一部が除去
された前記レジスト膜をマスクとし第2の露光を行なう
工程とを含むとを特徴とする半導体装置の製造方法。
1. A step of forming a resist film on one main surface of a semiconductor substrate, a step of performing a first exposure with an exposure amount capable of removing only the surface of the resist film by a development through a mask, and the step of exposing It is characterized by including the steps of mixing the dye on the surface of the resist film and then developing it to remove the exposed portion, and performing the second exposure using the resist film from which a part of the surface has been removed as a mask. Method of manufacturing semiconductor device.
【請求項2】 半導体基板の一主面にレジスト膜を形成
する工程と、このレジスト膜の表面に染料を混入させた
のちマスクを介しレジスト膜の表面のみを現像により除
去可能な露光量で第1の露光を行なう工程と、前記レジ
スト膜を現像し表面の露光部のみを除去したのち第2の
露光を行なう工程とを含むことを特徴とする半導体装置
の製造方法。
2. A step of forming a resist film on one main surface of a semiconductor substrate, and a step of exposing the surface of the resist film with a dye and then exposing the surface of the resist film only through a mask with an exposure amount capable of being removed by development. 1. A method of manufacturing a semiconductor device, comprising: the step of performing the first exposure; and the step of developing the resist film to remove only the exposed portion on the surface and then performing the second exposure.
【請求項3】 第2の露光を行なう波長の光に対して吸
収を有する染料をレジスト膜の表面に混入させる請求項
1または請求項2記載の半導体装置の製造方法。
3. The method of manufacturing a semiconductor device according to claim 1, wherein a dye having an absorption for the light of the wavelength for performing the second exposure is mixed into the surface of the resist film.
【請求項4】 染料を含む溶剤を用いてレジスト膜表面
に染料を混入させる請求項1または請求項2記載の半導
体装置の製造方法。
4. The method of manufacturing a semiconductor device according to claim 1, wherein the dye is mixed on the surface of the resist film using a solvent containing the dye.
【請求項5】 染料をレジスト膜の表面に塗布したのち
加熱して染料を混入させる請求項1または請求項2記載
の半導体装置の製造方法。
5. The method of manufacturing a semiconductor device according to claim 1, wherein the dye is applied to the surface of the resist film and then heated to mix the dye.
【請求項6】 赤外光または遠赤外光を用いて加熱する
請求項5記載の半導体装置の製造方法。
6. The method for manufacturing a semiconductor device according to claim 5, wherein heating is performed using infrared light or far infrared light.
【請求項7】 半導体基板に対し垂直な方向の光を用い
て第2の露光を行なう請求項1または請求項2記載の半
導体装置の製造方法。
7. The method of manufacturing a semiconductor device according to claim 1, wherein the second exposure is performed using light in a direction perpendicular to the semiconductor substrate.
【請求項8】 広い波長幅の光を用いて第2の露光を行
なう請求項1または請求項2記載の半導体装置の製造方
法。
8. The method of manufacturing a semiconductor device according to claim 1, wherein the second exposure is performed using light having a wide wavelength width.
【請求項9】 紫外線,遠赤外線,エキシマレーザビー
ムの何れか1つを第2の露光光として用いる請求項1ま
たは請求項2記載の半導体装置の製造方法。
9. The method of manufacturing a semiconductor device according to claim 1, wherein any one of ultraviolet rays, far infrared rays, and excimer laser beams is used as the second exposure light.
JP4141207A 1992-06-02 1992-06-02 Manufacture of semiconductor device Withdrawn JPH05335195A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4141207A JPH05335195A (en) 1992-06-02 1992-06-02 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4141207A JPH05335195A (en) 1992-06-02 1992-06-02 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPH05335195A true JPH05335195A (en) 1993-12-17

Family

ID=15286638

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4141207A Withdrawn JPH05335195A (en) 1992-06-02 1992-06-02 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPH05335195A (en)

Similar Documents

Publication Publication Date Title
JP2007053403A (en) Lithography method
KR100298609B1 (en) Method for manufacturing photo mask having phase shift layer
TWI460765B (en) Solid immersion lens lithography background of the invention
KR100675782B1 (en) Non absorbing reticle and method of making same
US7662542B2 (en) Pattern forming method and semiconductor device manufacturing method
US20090219496A1 (en) Methods of Double Patterning, Photo Sensitive Layer Stack for Double Patterning and System for Double Patterning
JP2001291651A (en) Method for forming resist pattern, and method for manufacturing semiconductor device
JPH0786127A (en) Formation of resist pattern
JPH05335195A (en) Manufacture of semiconductor device
JPH0664337B2 (en) Photomask for semiconductor integrated circuit
JPS59141230A (en) Formation of pattern
US6156480A (en) Low defect thin resist processing for deep submicron lithography
KR100261162B1 (en) Method for patterning semiconductor device
JP2588192B2 (en) Pattern forming method
JP2693805B2 (en) Reticle and pattern forming method using the same
JP3241809B2 (en) Method for manufacturing photomask having phase shift layer
KR100272519B1 (en) Patterning method of semiconductor device
JPH0562894A (en) Forming method for fine pattern
KR940011204B1 (en) Process for producing fine pattern
JPH0651489A (en) Production of halftone phase shift photomask
JPS63304250A (en) Formation of fine resist pattern
KR930008141B1 (en) Method for preparation of semiconductor
JPS5848919A (en) Preparation of semiconductor device
JPH09292706A (en) Resist pattern forming method
JPS63114212A (en) Pattern forming method

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 19990803