JPH05315411A - Test head - Google Patents

Test head

Info

Publication number
JPH05315411A
JPH05315411A JP11862692A JP11862692A JPH05315411A JP H05315411 A JPH05315411 A JP H05315411A JP 11862692 A JP11862692 A JP 11862692A JP 11862692 A JP11862692 A JP 11862692A JP H05315411 A JPH05315411 A JP H05315411A
Authority
JP
Japan
Prior art keywords
terminal
test head
wiring
check
head
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP11862692A
Other languages
Japanese (ja)
Inventor
Tomohiro Ise
知広 伊勢
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Yamagata Ltd
Original Assignee
NEC Yamagata Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Yamagata Ltd filed Critical NEC Yamagata Ltd
Priority to JP11862692A priority Critical patent/JPH05315411A/en
Publication of JPH05315411A publication Critical patent/JPH05315411A/en
Withdrawn legal-status Critical Current

Links

Abstract

PURPOSE:To immediately check wiring conditition without repeating works such as opening and shutting operation of a head and testing operation, at the time of sample measurement fail caused by measurement system, by arranging a check terminal on an outer surface which terminal can be used for observing wiring condition under a testing state. CONSTITUTION:A test head 2 has a check terminal 1 which is connected by using a cable 4 between a tester and the test head and has a test head outer terminal 3 on the bottom surface and a plurality of contacts on the side surface. The check terminal 1 is electrically connected with the wiring from a pin card 11. A wiring 12 which enters the test head from the tester is connected with the pin card 11 in the head and reaches the outer terminal 3. The terminal of the wiring 12 is branched in front of a pogo pin of the outer terminal 3, and connected by using a copper wire 10 between the check terminal 1 arranged on the test head side surface and the output branching point of a checker. Measurement system wiring check at the time of test fail is performed by using the check terminal 1.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は半導体ウェーハ上に形成
されたペレットを電気的に測定するテストヘッドに関
し、特に測定トラブル時にテストヘッドのピン終端の信
号を確認するチェック端子機能に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a test head for electrically measuring pellets formed on a semiconductor wafer, and more particularly to a check terminal function for confirming a signal at a pin end of the test head when a measurement trouble occurs.

【0002】[0002]

【従来の技術】従来のテストヘッド2は、図3(A),
(B)に示すように、テスタから出力される試料用電源
をケーブル4で供給し、ペレットの入出力に対応するピ
ン毎の情報を受けて測定配線の切替え等を行う箱状のユ
ニットであり、その一面がテストヘッドとペレットとを
接続するための外部端子3を円状に有している。
2. Description of the Related Art A conventional test head 2 is shown in FIG.
As shown in (B), it is a box-shaped unit that supplies the sample power output from the tester through the cable 4 and receives the information for each pin corresponding to the input and output of the pellet to switch the measurement wiring. , One surface of which has a circular external terminal 3 for connecting the test head and the pellet.

【0003】ウェーハ8上に形成されたペレットの電気
的測定を行なう時には、図4に示すように、この外部端
子3にデバイス品種固有の負荷回路を配線するためのテ
ストボード5を取付け、リングプレート6を経由し、プ
ローブカード7まで接続される。テストヘッド2は、矢
印方向に開閉される。
When performing electrical measurement of pellets formed on the wafer 8, as shown in FIG. 4, a test board 5 for wiring a load circuit peculiar to the device type is attached to the external terminal 3, and a ring plate is attached. The probe card 7 is also connected via 6. The test head 2 is opened and closed in the arrow direction.

【0004】また、図5は図4のように、治工具類を実
際に接続し、テスト状態にしたときの様子を示す側面図
である。図5において、本テストヘッド2では、外部端
子3とプローバ上面9との間隔が100mmと小さく、
容易にオシロスコープ等のプローブを接続出来ない事が
わかる。
FIG. 5 is a side view showing a state in which jigs and tools are actually connected and put in a test state as shown in FIG. In FIG. 5, in the test head 2, the distance between the external terminal 3 and the prober upper surface 9 is as small as 100 mm,
You can easily see that you cannot connect a probe such as an oscilloscope.

【0005】仮に、テストヘッド2がプローバにセット
された状態からテストヘッド2を開き、プローブを接続
し、再びテスト状態にセットするためには、他の一連の
動作を考慮すると、約5分程の時間を要する。
In order to open the test head 2 from the state where the test head 2 is set on the prober, connect the probe, and set the test state again, it takes about 5 minutes in consideration of other series of operations. Takes time.

【0006】[0006]

【発明が解決しようとする課題】このような従来のテス
トヘッド2では、半導体ウェーハ8上に形成されたペレ
ットの電気的測定をしている状態において、図5のよう
に、テストヘッド2、プローブカード7間のチェック端
子となる部分が隠れてしまい、測定状態のまま測定配線
の数点を電気的チェックする場合、非常に不便であっ
た。
In such a conventional test head 2, as shown in FIG. 5, the test head 2 and the probe are electrically measured while the pellets formed on the semiconductor wafer 8 are being electrically measured. A portion serving as a check terminal between the cards 7 was hidden, and it was very inconvenient to electrically check several points of the measurement wiring in the measurement state.

【0007】つまり、デバイステストがフェイルにな
り、測定系の配線を行う際に、測定点を変更しようとす
る毎にテストヘッド2を開き、テストボード5上にオシ
ロスコープ等のプローブを接続し、再びヘッドを閉じ、
ペレットのボンディングパッドに針を合わせてテスティ
ング状態にし、配線状態をチェックしなければならない
という問題点があった。
In other words, when the device test fails and the measurement system is wired, the test head 2 is opened every time the measurement point is changed, a probe such as an oscilloscope is connected to the test board 5, and the test board 5 is connected again. Close the head,
There is a problem that the wiring state must be checked by aligning the needle with the bonding pad of the pellet to put it in a testing state.

【0008】本発明の目的は、前記問題点を解決し、直
ちに配線状態をチェックできるようにしたテストヘッド
を提供することにある。
An object of the present invention is to solve the above problems and to provide a test head capable of immediately checking the wiring state.

【0009】[0009]

【課題を解決するための手段】本発明のテストヘッドの
構成は、半導体ウェーハ上に形成された多数のペレット
の電気的測定を行う際に、電源を供給し、前記ペレット
の入出力に対応する各ピン毎の情報を受けて測定配線の
切替えを行うテストヘッドにおいて、外部端子の外に、
前記各ピンの信号をモニタするチェック端子を設けたこ
とを特徴とする。
The structure of the test head of the present invention corresponds to the input / output of the pellets by supplying power when electrically measuring a large number of pellets formed on a semiconductor wafer. In the test head that receives the information for each pin and switches the measurement wiring, in addition to the external terminals,
A check terminal for monitoring the signal of each pin is provided.

【0010】[0010]

【実施例】図1は本発明の一実施例のテストヘッドを示
す側面図、図2は図1の内部を示す断面図である。
1 is a side view showing a test head according to an embodiment of the present invention, and FIG. 2 is a sectional view showing the inside of FIG.

【0011】図1,図2において、本実施例のテストヘ
ッド2は、テスタ−テストヘッド間ケーブル4で接続さ
れ、底面にテストヘッド外部端子3があり、側面に4行
×9列の個数の接触子を有するチェック端子1がある。
このチェック端子は、銅線10を介して、ピンカード1
1からの配線と各々電気的に接続されている。
1 and 2, the test head 2 of this embodiment is connected by a cable 4 between the tester and the test head, has a test head external terminal 3 on the bottom surface, and has 4 rows × 9 columns on the side surface. There is a check terminal 1 with contacts.
This check terminal is connected to the pin card 1 via the copper wire 10.
Each of the wirings from 1 is electrically connected.

【0012】テスタよりテストヘッドに入ってきた配線
12は、ヘッド内ピンカード11に接続され、このピン
カード11からポゴピンを用いた外部端子3に至る。
The wiring 12 that has entered the test head from the tester is connected to the in-head pin card 11 and reaches from the pin card 11 to the external terminal 3 using pogo pins.

【0013】そこで、その終端であるポゴピンの手前で
端子を分岐し、テストヘッド側面に設けたチェック端子
1とチェック−出力分岐点間の銅線10にて接続する。
尚図2においては、複雑になることを避け、1ピンのみ
の配線例を示した。
Therefore, the terminal is branched before the pogo pin, which is the terminal of the terminal, and the check terminal 1 provided on the side of the test head is connected to the copper wire 10 between the check and output branch points.
In FIG. 2, an example of wiring having only one pin is shown to avoid complication.

【0014】このように、本実施例のテストヘッドは、
半導体ペレットをテストするための専用外部端子以外
に、各ピン毎外部端子を分岐させたチェック端子を備え
ている。
As described above, the test head of this embodiment is
In addition to dedicated external terminals for testing semiconductor pellets, check terminals are provided by branching the external terminals for each pin.

【0015】[0015]

【発明の効果】以上説明したように、本発明のテストヘ
ッドは、テスト状態のまま配線状態を観ることができる
チェック端子を外面に取付けたので、測定系起因のサン
プル測定フェイル時に、ヘッドの開閉操作及びテスティ
ング操作等のくり返し作業をすることなく、配線チェッ
クが行えるという効果を有する。
As described above, in the test head of the present invention, the check terminals, which allow the user to see the wiring state in the test state, are attached to the outer surface, so that the head can be opened and closed when the sample measurement fails due to the measurement system. This has an effect that wiring can be checked without repeating operations such as operation and testing operation.

【0016】例えば、従来では、1測定点のチェックを
行う場合、時間にして5分程費していたものが、本実施
例のテストヘッドでは30秒程、つまり従来の1/10
と大幅な時間短縮となる。
For example, in the prior art, when checking one measurement point, it took about 5 minutes to spend, but the test head of this embodiment takes about 30 seconds, that is, 1/10 of the conventional case.
And it will be a great reduction in time.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例のテストヘッドを示す側面図
である。
FIG. 1 is a side view showing a test head according to an embodiment of the present invention.

【図2】図1の一実施例のテストヘッドの内部を示す断
面図である。
FIG. 2 is a cross-sectional view showing the inside of the test head of the embodiment of FIG.

【図3】(A),(B)は従来のテストヘッドのそれぞ
れ側面図、正面図である。
3A and 3B are a side view and a front view, respectively, of a conventional test head.

【図4】従来のテストヘッドから半導体ウェーハまでの
治工具を分解して示した側面図である。
FIG. 4 is an exploded side view showing a conventional jig and tool from a test head to a semiconductor wafer.

【図5】図4のテストヘッドの組立状態を示す側面図で
ある。
5 is a side view showing an assembled state of the test head of FIG. 4. FIG.

【符号の説明】[Explanation of symbols]

1 チェック端子 2 テストヘッド(本体) 3 テストヘッド外部端子(ポゴピン) 4 テスタ−テストヘッド間ケーブル 5 テストボード 6 リングプレート 7 プローブカード 8 半導体ウェーハ 9 プローバ上面 10 チェック端子−出力分岐点間の銅線 11 ピンカード 12 テスタからの配線 1 check terminal 2 test head (main body) 3 test head external terminal (pogo pin) 4 tester-test head cable 5 test board 6 ring plate 7 probe card 8 semiconductor wafer 9 prober top 10 check terminal-copper wire between output branch points 11-pin card 12 Wiring from tester

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 半導体ウェーハ上に形成された多数のペ
レットの電気的測定を行う際に、電源を供給し、前記ペ
レットの入出力に対応する各ピン毎の情報を受けて測定
配線の切替えを行うテストヘッドにおいて、外部端子の
外に、前記各ピンの信号をモニタするチェック端子を設
けたことを特徴とするテストヘッド。
1. When electrically measuring a large number of pellets formed on a semiconductor wafer, a power supply is supplied, and information of each pin corresponding to the input / output of the pellet is received to switch the measurement wiring. In the test head to be performed, a check terminal for monitoring a signal of each of the pins is provided outside the external terminal.
JP11862692A 1992-05-12 1992-05-12 Test head Withdrawn JPH05315411A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11862692A JPH05315411A (en) 1992-05-12 1992-05-12 Test head

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11862692A JPH05315411A (en) 1992-05-12 1992-05-12 Test head

Publications (1)

Publication Number Publication Date
JPH05315411A true JPH05315411A (en) 1993-11-26

Family

ID=14741193

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11862692A Withdrawn JPH05315411A (en) 1992-05-12 1992-05-12 Test head

Country Status (1)

Country Link
JP (1) JPH05315411A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0943304A (en) * 1995-07-26 1997-02-14 Nec Corp Semiconductor test device
CN103323633A (en) * 2013-05-30 2013-09-25 江西洪都航空工业集团有限责任公司 Testing opening of comprehensive testing system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0943304A (en) * 1995-07-26 1997-02-14 Nec Corp Semiconductor test device
CN103323633A (en) * 2013-05-30 2013-09-25 江西洪都航空工业集团有限责任公司 Testing opening of comprehensive testing system

Similar Documents

Publication Publication Date Title
US7046027B2 (en) Interface apparatus for semiconductor device tester
JP2014062925A (en) Signal measurement device
US20080111578A1 (en) Device for Measurement and Analysis of Electrical Signals of an Integrated Circuit Component
KR100787829B1 (en) Apparatus and method for testing probe card
US6636061B1 (en) Method and apparatus for configurable hardware augmented program generation
JP2002176140A (en) Semiconductor integrated-circuit wafer
JPH05315411A (en) Test head
JP2737774B2 (en) Wafer tester
JP3130769B2 (en) Semiconductor device
JPH01129432A (en) Integrated circuit
JP3135135B2 (en) Semiconductor device, its manufacturing method, its testing method and its testing device
JP2657315B2 (en) Probe card
EP1248953A1 (en) A printed circuit assembly with configurable boundary scan paths
KR100718457B1 (en) Semiconductor testing device and testing method therewith
KR940002455Y1 (en) Semiconductor wafer test equipment with test signal check board
JPH03185744A (en) Semiconductor element
JPH09223725A (en) Semiconductor device
JPH0354842A (en) Test of integrated circuit element
JPH05264650A (en) Burn-in board test device
JPH05341014A (en) Semiconductor module mono-body, semiconductor module device, and method for testing
JPS6221069A (en) Contact-type multi-probe
JPH0943304A (en) Semiconductor test device
JPH05315414A (en) Probe card and inspecting method for its specification
JP2002176078A (en) Probe card
JPH0438846A (en) Function test method of semiconductor integrated circuit device

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 19990803