JPH05267370A - Manufacture of ic - Google Patents

Manufacture of ic

Info

Publication number
JPH05267370A
JPH05267370A JP9331092A JP9331092A JPH05267370A JP H05267370 A JPH05267370 A JP H05267370A JP 9331092 A JP9331092 A JP 9331092A JP 9331092 A JP9331092 A JP 9331092A JP H05267370 A JPH05267370 A JP H05267370A
Authority
JP
Japan
Prior art keywords
frame
wire
chip
gold
gold wire
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9331092A
Other languages
Japanese (ja)
Inventor
Naoya Toragai
直也 寅貝
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP9331092A priority Critical patent/JPH05267370A/en
Publication of JPH05267370A publication Critical patent/JPH05267370A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To prevent contact between gold wires or between a gold wire and a frame with wire due to sagging of wire. CONSTITUTION:Prior to pouring resin 6, a chip 2, a gold wire 4, a frame 1 and a lead are covered by using an insulation film 11, which makes it possible to prevent contact between gold wires or contact between the gold wire 4 and the frame 1. It is also possible to protect a device from break-down due to sagging of wire by covering the chip 2, the gold wire 4, the frame 1 and the lead wire with the insulation film.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】この発明は、ICの製造方法に関
するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an IC manufacturing method.

【0002】[0002]

【従来の技術】図5は従来のICにおいてモールド樹脂
を流し込む前の状態を示す平面図、図6はモールド樹脂
を流し込んだ後の状態を示す断面図である。図におい
て、1はフレーム、2はチップ、3はリード、4は金
線、5はパッド、6はモールド樹脂である。
2. Description of the Related Art FIG. 5 is a plan view showing a state before a molding resin is poured in a conventional IC, and FIG. 6 is a sectional view showing a state after the molding resin is poured. In the figure, 1 is a frame, 2 is a chip, 3 is a lead, 4 is a gold wire, 5 is a pad, and 6 is a molding resin.

【0003】次に動作について説明する。フレーム1上
にチップ2を半田付けし、パッド5とリード3を金線4
で接続した後、一定方向からモールド樹脂6を流し込ん
でいた。
Next, the operation will be described. Solder the chip 2 onto the frame 1 and connect the pad 5 and the lead 3 to the gold wire 4
After the connection was made with, the mold resin 6 was poured from a certain direction.

【0004】[0004]

【発明が解決しようとする課題】従来のICアセンブリ
は以上のようになっており、モールド樹脂を一定方向か
ら流し込むため、ワイヤ流れが起きることがあり、それ
によって金線と金線の接触や、金線とフレームの接触が
起こり、VccとGNDがショートすることもあり、デ
バイスを破壊することがあった。
The conventional IC assembly is as described above, and since the mold resin is poured from a certain direction, wire flow may occur, which may cause contact between gold wires and gold wires. The gold wire and the frame may come into contact with each other, causing a short circuit between Vcc and GND, which may damage the device.

【0005】この発明は上記のような問題点を解消する
ためになされたもので、ワイヤ流れが起こっても金線同
士の接触や、金線とフレームの接触を防止することを目
的とする。
The present invention has been made to solve the above problems, and an object thereof is to prevent contact between gold wires and contact between gold wires and a frame even if wire flow occurs.

【0006】[0006]

【課題を解決するための手段】この発明に係るICの製
造方法は、モールド樹脂を流し込む前に、チップ、金
線、フレーム、リードを絶縁膜で覆うようにしたもので
ある。
In the method of manufacturing an IC according to the present invention, the chip, the gold wire, the frame and the lead are covered with an insulating film before the molding resin is poured.

【0007】またこの発明に係るICの製造方法は、チ
ップをフレーム上に半田付けした後、ワイヤボンディン
グする前に、フレーム上に絶縁膜を載せるようにしたも
のである。
Further, in the method of manufacturing an IC according to the present invention, after the chip is soldered on the frame and before the wire bonding, the insulating film is placed on the frame.

【0008】[0008]

【作用】この発明においては、モールド樹脂を流し込む
前に、チップ、金線、フレーム、リードを絶縁膜で覆う
ことにより、金線と金線の接触や、金線とフレームの接
触を防ぐ。
In the present invention, the chip, the gold wire, the frame, and the lead are covered with the insulating film before the molding resin is poured, so that the contact between the gold wire and the gold wire and the contact between the gold wire and the frame are prevented.

【0009】また、チップをフレーム上に半田付けした
後に、チップの載っていないフレーム上に絶縁膜を載せ
ることで、金線とフレームの接触を防ぐ。
Further, after the chip is soldered on the frame, an insulating film is placed on the frame on which the chip is not placed, so that contact between the gold wire and the frame is prevented.

【0010】[0010]

【実施例】実施例1.以下、この発明の一実施例を図に
ついて説明する。図1、図2において、従来技術と同一
部分については同一符号により示すものとする。11は
絶縁膜で覆った部分であり、モールド樹脂6を流し込む
前の工程で、この絶縁膜でもってチップ2、金線4、フ
レーム1、リード3などを覆うことで、チップ、金線、
フレーム、リードを絶縁するようにしたので、ワイヤ流
れによる金線と金線の接触や金線とフレームの接触を防
止することができる。又パッドの耐湿性の向上やモール
ド樹脂接着性の向上を図ることができる。
EXAMPLES Example 1. An embodiment of the present invention will be described below with reference to the drawings. In FIG. 1 and FIG. 2, the same parts as those in the prior art are designated by the same reference numerals. Reference numeral 11 denotes a portion covered with an insulating film. By covering the chip 2, the gold wire 4, the frame 1, the lead 3 and the like with this insulating film in a step before pouring the mold resin 6, the chip, the gold wire,
Since the frame and the leads are insulated, it is possible to prevent the contact between the gold wires and the gold wire and the contact between the gold wire and the frame due to the wire flow. Further, it is possible to improve the moisture resistance of the pad and the adhesiveness of the mold resin.

【0011】実施例2.図3、図4はこの発明の他の実
施例を示すもので、チップ2をフレーム1上に半田付け
した後、ワイヤボンディングする前に、チップが載って
いないフレーム1上に絶縁膜12を載せるようにしたも
のである。上記のように構成することにより実施例1と
同様の効果を奏することができる。
Embodiment 2. 3 and 4 show another embodiment of the present invention. After the chip 2 is soldered on the frame 1 and before wire bonding, the insulating film 12 is placed on the frame 1 on which the chip is not placed. It was done like this. With the above structure, the same effect as that of the first embodiment can be obtained.

【0012】[0012]

【発明の効果】以上のようにこの発明によれば、チッ
プ、金線、フレーム、リードを絶縁するようにしたの
で、ワイヤ流れによる金線と金線の接触や、金線とフレ
ームの接触を防止できる効果がある。また、パッドの耐
湿性の向上やモールド樹脂接着性の向上などの効果も得
られる。
As described above, according to the present invention, the chip, the gold wire, the frame and the lead are insulated from each other, so that the contact between the gold wire and the gold wire or the contact between the gold wire and the frame due to the wire flow is prevented. There is an effect that can be prevented. Further, effects such as an improvement in the moisture resistance of the pad and an improvement in the adhesiveness of the mold resin can be obtained.

【図面の簡単な説明】[Brief description of drawings]

【図1】この発明の実施例1を示す平面図である。FIG. 1 is a plan view showing a first embodiment of the present invention.

【図2】この発明の実施例1を示す断面図である。FIG. 2 is a sectional view showing a first embodiment of the present invention.

【図3】この発明の実施例2を示す平面図である。FIG. 3 is a plan view showing a second embodiment of the present invention.

【図4】この発明の実施例2を示す断面図である。FIG. 4 is a sectional view showing Embodiment 2 of the present invention.

【図5】従来のICを示す平面図である。FIG. 5 is a plan view showing a conventional IC.

【図6】従来のICを示す断面図である。FIG. 6 is a sectional view showing a conventional IC.

【符号の説明】[Explanation of symbols]

1 フレーム 2 チップ 3 リード 4 金線 5 パッド 6 モールド樹脂 11,12 絶縁膜 1 frame 2 chip 3 lead 4 gold wire 5 pad 6 mold resin 11 and 12 insulating film

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 フレーム上にチップを搭載し、チップ上
のパッドとリードを金線により接続し、全体をモールド
樹脂により覆うようにしたICにおいて、モールドを流
し込む前に、チップ、金線、フレーム、リードを絶縁膜
で覆うことを特徴とするICの製造方法。
1. An IC in which a chip is mounted on a frame, a pad and a lead on the chip are connected by a gold wire, and the whole is covered with a mold resin, before the mold is poured, the chip, the gold wire, and the frame. , A method of manufacturing an IC, characterized in that the leads are covered with an insulating film.
【請求項2】 フレーム上にチップを搭載し、チップ上
のパッドとリードを金線により接続するようにしたIC
において、チップをフレーム上に半田付けした後、ワイ
ヤボンディングする前に、チップの載っていないフレー
ム上に絶縁膜を載せることを特徴とするICの製造方
法。
2. An IC in which a chip is mounted on a frame and a pad on the chip and a lead are connected by a gold wire.
2. A method of manufacturing an IC, wherein after the chip is soldered on the frame, before the wire bonding, the insulating film is mounted on the frame on which the chip is not mounted.
JP9331092A 1992-03-19 1992-03-19 Manufacture of ic Pending JPH05267370A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9331092A JPH05267370A (en) 1992-03-19 1992-03-19 Manufacture of ic

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9331092A JPH05267370A (en) 1992-03-19 1992-03-19 Manufacture of ic

Publications (1)

Publication Number Publication Date
JPH05267370A true JPH05267370A (en) 1993-10-15

Family

ID=14078752

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9331092A Pending JPH05267370A (en) 1992-03-19 1992-03-19 Manufacture of ic

Country Status (1)

Country Link
JP (1) JPH05267370A (en)

Similar Documents

Publication Publication Date Title
JPH041503B2 (en)
US6645844B2 (en) Methods for high density direct connect LOC assembly
US6246117B1 (en) Semiconductor device comprised of a ball grid array and an insulating film with preformed land openings
JPH05267370A (en) Manufacture of ic
JPH0399459A (en) Resin sealed type semiconductor device
JP3234614B2 (en) Semiconductor device and manufacturing method thereof
JPS5842246A (en) Semiconductor device
JPH04252041A (en) Manufacture of hybrid integrated circuit
JP3134445B2 (en) Resin-sealed semiconductor device
JPS5986251A (en) Leadframe for resin-sealed semiconductor device
JP2755719B2 (en) Method for manufacturing resin-encapsulated semiconductor device
KR100258852B1 (en) Manufacturing method of semiconductor package
JPH07169780A (en) Col semiconductor device and its lead frame
JPS61140157A (en) Resin-sealed semiconductor device
JPH03255655A (en) Semiconductor device
JP2679687B2 (en) Resin-sealed semiconductor device
KR960000462Y1 (en) Board semiconductor device
JP3004085B2 (en) Semiconductor device
JPH04146659A (en) Semiconductor device and manufacture thereof
JPH02146740A (en) Semiconductor device
JPH06260528A (en) Semiconductor integrated circuit device
JPH03211756A (en) Hybrid integrated circuit device
JPH02156662A (en) Resin-sealed semiconductor device
JPH0595018A (en) Manufacture of semiconductor device
JPH04139841A (en) Semiconductor package