JPH0525341B2 - - Google Patents
Info
- Publication number
- JPH0525341B2 JPH0525341B2 JP62058924A JP5892487A JPH0525341B2 JP H0525341 B2 JPH0525341 B2 JP H0525341B2 JP 62058924 A JP62058924 A JP 62058924A JP 5892487 A JP5892487 A JP 5892487A JP H0525341 B2 JPH0525341 B2 JP H0525341B2
- Authority
- JP
- Japan
- Prior art keywords
- port
- processor
- disk device
- page memory
- page
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 description 17
- 230000009977 dual effect Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 230000006870 function Effects 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 238000011217 control strategy Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62058924A JPS63225848A (ja) | 1987-03-16 | 1987-03-16 | 計算機システム |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62058924A JPS63225848A (ja) | 1987-03-16 | 1987-03-16 | 計算機システム |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS63225848A JPS63225848A (ja) | 1988-09-20 |
JPH0525341B2 true JPH0525341B2 (de) | 1993-04-12 |
Family
ID=13098373
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62058924A Granted JPS63225848A (ja) | 1987-03-16 | 1987-03-16 | 計算機システム |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS63225848A (de) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3451099B2 (ja) | 1991-12-06 | 2003-09-29 | 株式会社日立製作所 | 外部記憶サブシステム |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57153364A (en) * | 1981-03-18 | 1982-09-21 | Hitachi Ltd | Calculation controller |
JPS60147861A (ja) * | 1983-12-30 | 1985-08-03 | インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション | デ−タ処理システム |
-
1987
- 1987-03-16 JP JP62058924A patent/JPS63225848A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57153364A (en) * | 1981-03-18 | 1982-09-21 | Hitachi Ltd | Calculation controller |
JPS60147861A (ja) * | 1983-12-30 | 1985-08-03 | インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション | デ−タ処理システム |
Also Published As
Publication number | Publication date |
---|---|
JPS63225848A (ja) | 1988-09-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6505227B1 (en) | Method and apparatus for distributing work granules among processes based on the location of data accessed in the work granules | |
US4881163A (en) | Computer system architecture employing cache data line move-out queue buffer | |
US5530897A (en) | System for dynamic association of a variable number of device addresses with input/output devices to allow increased concurrent requests for access to the input/output devices | |
JP2554453B2 (ja) | データ・アクセスを最適化する方法及び装置 | |
JP2001350638A (ja) | 多重スレッド使用方法、多重スレッド処理システム、スレッド実行コントローラおよびバッファ使用方法 | |
JP2577865B2 (ja) | ベクトル処理装置及びその制御方法 | |
EP1189132B1 (de) | Geteilte Peripherie-Architektur | |
US3931613A (en) | Data processing system | |
JPH04348451A (ja) | 並列計算機 | |
JPH0219945A (ja) | 主記憶制御装置 | |
JPH06332626A (ja) | ディスク装置及びディスク制御方法 | |
US4949247A (en) | System for transferring multiple vector data elements to and from vector memory in a single operation | |
EP1760581A1 (de) | Anordnungen und Verfahren zur Verwaltung von Verarbeitungsvorgängen | |
JPH0340868B2 (de) | ||
JPS62119626A (ja) | 磁気デイスクの多重制御方式 | |
US4089052A (en) | Data processing system | |
JPH0525341B2 (de) | ||
EP0290533B1 (de) | E/a-system zur abladung von betriebssystemfunktionen | |
WO1988003682A2 (en) | I/o system for off-loading operating system functions | |
Liou | Design of pipelined memory systems for decoupled architectures | |
JP3301551B2 (ja) | ソート処理機能を持つデータ処理装置 | |
Ebner | An associatively controlled functional multiprocessor for real-time applications | |
JPH05334012A (ja) | 大容量化ディスク制御装置 | |
JPH02239348A (ja) | ディスクキャッシュメモリアクセス方式 | |
JPH02129724A (ja) | プログラム実行方式 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |