JPH0525133B2 - - Google Patents

Info

Publication number
JPH0525133B2
JPH0525133B2 JP61098234A JP9823486A JPH0525133B2 JP H0525133 B2 JPH0525133 B2 JP H0525133B2 JP 61098234 A JP61098234 A JP 61098234A JP 9823486 A JP9823486 A JP 9823486A JP H0525133 B2 JPH0525133 B2 JP H0525133B2
Authority
JP
Japan
Prior art keywords
input
output
request
memory
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP61098234A
Other languages
English (en)
Japanese (ja)
Other versions
JPS62256065A (ja
Inventor
Junichi Kihara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP9823486A priority Critical patent/JPS62256065A/ja
Publication of JPS62256065A publication Critical patent/JPS62256065A/ja
Publication of JPH0525133B2 publication Critical patent/JPH0525133B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP9823486A 1986-04-30 1986-04-30 要求バツフア制御方式 Granted JPS62256065A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9823486A JPS62256065A (ja) 1986-04-30 1986-04-30 要求バツフア制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9823486A JPS62256065A (ja) 1986-04-30 1986-04-30 要求バツフア制御方式

Publications (2)

Publication Number Publication Date
JPS62256065A JPS62256065A (ja) 1987-11-07
JPH0525133B2 true JPH0525133B2 (enrdf_load_stackoverflow) 1993-04-12

Family

ID=14214269

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9823486A Granted JPS62256065A (ja) 1986-04-30 1986-04-30 要求バツフア制御方式

Country Status (1)

Country Link
JP (1) JPS62256065A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0264839A (ja) * 1988-08-31 1990-03-05 Toshiba Corp チャネル装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5789127A (en) * 1980-11-25 1982-06-03 Nec Corp Controlling system for input-output instruction

Also Published As

Publication number Publication date
JPS62256065A (ja) 1987-11-07

Similar Documents

Publication Publication Date Title
US4860244A (en) Buffer system for input/output portion of digital data processing system
US4674033A (en) Multiprocessor system having a shared memory for enhanced interprocessor communication
JPS5847050B2 (ja) 入出力割込みシステム
US20050138230A1 (en) Method, apparatus and program product for low latency I/O adapter queuing in a computer system
JPH03131945A (ja) スタッガード・アクセス・メモリ
US5481681A (en) Data transfer operations between two asynchronous buses
KR100708096B1 (ko) 버스 시스템 및 그 실행 순서 조정방법
EP0479702A2 (en) System for transferring data between buses, using direct memory access devices
US5835779A (en) Message transmission among processing units using interrupt control technique
US6701407B1 (en) Multiprocessor system with system modules each having processors, and a data transfer method therefor
CN1132876A (zh) 输入/输出设备和处理设备之间的总线仲裁
US5185879A (en) Cache system and control method therefor
JPH0525133B2 (enrdf_load_stackoverflow)
EP0169909B1 (en) Auxiliary memory device
EP0269370B1 (en) Memory access controller
EP0341670B1 (en) Processing time allocation system and method
US6085297A (en) Single-chip memory system including buffer
KR960004059B1 (ko) 비동기식 기억장치 접근방법
US5790892A (en) Information handling system for modifying coherency response set to allow intervention of a read command so that the intervention is not allowed by the system memory
JPH0642227B2 (ja) デ−タ転送装置
JPH0833869B2 (ja) データ処理装置
JP3057754B2 (ja) メモリ回路および分散処理システム
JP2625288B2 (ja) バッファメモリアクセスシステム
JP2595808B2 (ja) 分散処理用メモリ装置
JPH0512219A (ja) プロセス転送方式

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term