JPH0516120B2 - - Google Patents
Info
- Publication number
- JPH0516120B2 JPH0516120B2 JP59131462A JP13146284A JPH0516120B2 JP H0516120 B2 JPH0516120 B2 JP H0516120B2 JP 59131462 A JP59131462 A JP 59131462A JP 13146284 A JP13146284 A JP 13146284A JP H0516120 B2 JPH0516120 B2 JP H0516120B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- latch
- input
- mostq
- pair
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59131462A JPS6111992A (ja) | 1984-06-26 | 1984-06-26 | 半導体出力回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59131462A JPS6111992A (ja) | 1984-06-26 | 1984-06-26 | 半導体出力回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6111992A JPS6111992A (ja) | 1986-01-20 |
| JPH0516120B2 true JPH0516120B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1993-03-03 |
Family
ID=15058523
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59131462A Granted JPS6111992A (ja) | 1984-06-26 | 1984-06-26 | 半導体出力回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6111992A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0810550B2 (ja) * | 1986-09-09 | 1996-01-31 | 日本電気株式会社 | バツフア回路 |
| KR100316718B1 (ko) * | 1999-12-13 | 2001-12-12 | 윤종용 | 데이터 스큐에 둔감한 데이터 수신기 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5850697A (ja) * | 1981-09-21 | 1983-03-25 | Hitachi Ltd | メモリ読出増幅器駆動信号発生回路 |
| JPS59207091A (ja) * | 1983-05-10 | 1984-11-24 | Toshiba Corp | ダイナミツクメモリのデ−タ出力回路 |
-
1984
- 1984-06-26 JP JP59131462A patent/JPS6111992A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6111992A (ja) | 1986-01-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4691122A (en) | CMOS D-type flip-flop circuits | |
| US7254082B2 (en) | Semiconductor device | |
| KR100419816B1 (ko) | 신호 전위 변환 회로 | |
| US4441169A (en) | Static random access memory having a read out control circuit connected to a memory cell | |
| JPH0368473B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| EP0267361A1 (en) | High speed CMOS driver | |
| US4112296A (en) | Data latch | |
| US4894559A (en) | Buffer circuit operable with reduced power consumption | |
| JPH0142167B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| US4336465A (en) | Reset circuit | |
| US4622479A (en) | Bootstrapped driver circuit for high speed applications | |
| US4825420A (en) | C-MOS address buffer for semiconductor memory | |
| US4716303A (en) | MOS IC pull-up circuit | |
| US4001601A (en) | Two bit partitioning circuit for a dynamic, programmed logic array | |
| JPH0763138B2 (ja) | 論理デ−タ伝送バスの予負荷回路 | |
| JPH0516120B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| KR100280413B1 (ko) | 셀프타임드래치회로 | |
| US5323063A (en) | Buffer circuit | |
| US3965460A (en) | MOS speed-up circuit | |
| US4697108A (en) | Complementary input circuit with nonlinear front end and partially coupled latch | |
| US4800534A (en) | Integrated memory circuit | |
| US4636657A (en) | High speed CMOS clock generator | |
| JPH0580080B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| US7362621B2 (en) | Register file with a selectable keeper circuit | |
| EP0091721A2 (en) | Read resettable memory circuit |