JPH0513780A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPH0513780A
JPH0513780A JP15852591A JP15852591A JPH0513780A JP H0513780 A JPH0513780 A JP H0513780A JP 15852591 A JP15852591 A JP 15852591A JP 15852591 A JP15852591 A JP 15852591A JP H0513780 A JPH0513780 A JP H0513780A
Authority
JP
Japan
Prior art keywords
substrate
semiconductor substrate
semiconductor
metal film
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP15852591A
Other languages
Japanese (ja)
Other versions
JP2901209B2 (en
Inventor
Hidetoshi Furukawa
秀利 古川
Masanori Hirose
正則 広瀬
Kunihiko Kanazawa
邦彦 金澤
Akihisa Sugimura
昭久 杉村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electronics Corp filed Critical Matsushita Electronics Corp
Priority to JP15852591A priority Critical patent/JP2901209B2/en
Publication of JPH0513780A publication Critical patent/JPH0513780A/en
Application granted granted Critical
Publication of JP2901209B2 publication Critical patent/JP2901209B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Mechanical Treatment Of Semiconductor (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

PURPOSE:To provide a semiconductor device having electronic elements for large power that can be produced by preventing any decrease in yield by the process for making a thin semiconductor substrate for heat radiation. CONSTITUTION:A metal thick films 2 and 4 are selectively formed on a base substrate 1 such as clear quartz substrate which has a mechanical strength and smooth surface. Then, a semiconductor substrate 5 is placed on the metal film 4, and both of them are bonded under pressure or heat. Then, the top surface of the semiconductor substrate 5 is polished mechanically or chemically and the substrate is made thinner. Thereafter, by using the conventional electronic element forming method for semiconductor substrate 5, and an electron element is formed on the thinned semiconductor substrate 5 or on the epitaxial growth made on the semiconductor layers 6 and 7 on the semiconductor substrate 5. Finally, only the clear, smooth-surfaced substrate 1 used as the base is selectively removed by etching. By doing this, the process of forming a metal film on the rear surface of the semiconductor substrate can be performed while the substrate is in thick state, and a higher mechanical strength can be ensured by the substrate used as base in the electron element formation process.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、大電力用半導体素子を
有する半導体装置の製造方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of manufacturing a semiconductor device having a semiconductor element for high power.

【0002】[0002]

【従来の技術】大電力を扱う半導体素子では、素子自体
の動作時の発熱による素子性能の劣化を防ぐため、半導
体基板に電子素子の作り込む拡散工程終了後に、素子の
作り込まれている半導体基板上面と石英基板等を貼り合
わせ、表面に出ている半導体基板の裏面側から、機械的
或いは化学的に研磨して半導体基板の厚みを薄くした
り、薄くした上に更に金属膜を形成し、その後半導体基
板を、土台とした石英基板等から分離するという工程を
行うことにより、半導体素子の放熱性の向上を図る必要
があった。
2. Description of the Related Art In a semiconductor device handling a large amount of power, in order to prevent deterioration of the device performance due to heat generation during operation of the device itself, the semiconductor device in which the device is built in is completed after the diffusion process in which the electronic device is built in the semiconductor substrate. The upper surface of the substrate and the quartz substrate are bonded together, and the semiconductor substrate is made mechanically or chemically polished from the rear surface side of the semiconductor substrate exposed on the front surface to reduce the thickness of the semiconductor substrate, or on which the metal film is further formed. After that, it is necessary to improve the heat dissipation of the semiconductor element by performing a step of separating the semiconductor substrate from the quartz substrate or the like which is the base.

【0003】[0003]

【発明が解決しようとする課題】しかしながら上記の従
来の構成では、素子に作り込まれた半導体基板の厚みを
薄くすると、半導体基板の機械的強度が低下し、その後
の金属膜の形成工程や、半導体基板と土台基板との分離
工程で、半導体基板全体や素子を破壊してしまう可能性
が高く、半導体素子の歩留まりを低下させる原因となっ
ていた。
However, in the above-mentioned conventional structure, when the thickness of the semiconductor substrate formed in the element is reduced, the mechanical strength of the semiconductor substrate is lowered, and the subsequent metal film forming step, In the process of separating the semiconductor substrate and the base substrate, there is a high possibility that the entire semiconductor substrate or the elements will be destroyed, which has been a cause of lowering the yield of the semiconductor elements.

【0004】本発明は上記課題を解決するもので、歩留
まりを低下することなく、発熱の大きい大電力用半導体
素子を有する半導体装置を提供することを目的としてい
る。
The present invention has been made to solve the above problems, and an object of the present invention is to provide a semiconductor device having a large power semiconductor element that generates a large amount of heat without lowering the yield.

【0005】[0005]

【課題を解決するための手段】上記目的を達成するため
に、本発明の半導体装置の製造方法では、まず石英基板
のように機械的強度があり、透明で表面が平滑な基板上
に選択的に金属膜を形成し、次にこの選択的に形成され
た金属膜上に半導体基板を設置し、金属膜と半導体基板
を圧着或いは加熱しつつ圧着する。この後、圧着された
半導体基板の上面を、機械的或いは化学的に研磨して半
導体基板を薄くする。以後従来の半導体基板に対する電
子素子形成方法を用いて、金属膜と圧着しかつ薄くした
半導体基板上或いは、更にこの半導体基板上に、半導体
層をエピタキシャル成長させた上に、電子素子を形成す
る。その後土台とした透明で表面が平滑な基板のみを、
化学的エッチングより選択的に除去する。
In order to achieve the above object, in the method of manufacturing a semiconductor device of the present invention, first, a substrate having mechanical strength, such as a quartz substrate, which is transparent and has a smooth surface is selectively formed. A metal film is formed on the metal film, a semiconductor substrate is then placed on the selectively formed metal film, and the metal film and the semiconductor substrate are pressure bonded or pressure bonded while heating. Then, the upper surface of the pressure-bonded semiconductor substrate is mechanically or chemically polished to thin the semiconductor substrate. Thereafter, by using a conventional method for forming an electronic element on a semiconductor substrate, an electronic element is formed on a semiconductor substrate which is pressure-bonded to a metal film and thinned, or a semiconductor layer is epitaxially grown on this semiconductor substrate. After that, only the transparent substrate with a smooth surface, which was the base,
Selectively removed by chemical etching.

【0006】[0006]

【作用】上記構成により、半導体基板裏面に金属膜を形
成する工程を、半導体基板厚が厚い状態で行うことがで
き、また電子素子の形成工程では、土台とした石英等の
基板により従来以上に機械的強度を確保することができ
る。また半導体基板と土台基板との分離を、土台基板の
選択的な化学エッチングにより行うため、この工程で半
導体基板に従来のような機械的応力が加わらず、基板全
体や、素子の破壊を防ぐことが容易となる。
With the above structure, the step of forming the metal film on the back surface of the semiconductor substrate can be performed in a state in which the thickness of the semiconductor substrate is thick. The mechanical strength can be secured. In addition, since the semiconductor substrate and the base substrate are separated by selective chemical etching of the base substrate, the semiconductor substrate is not subjected to mechanical stress as in the past in this process, and the entire substrate and elements are prevented from being destroyed. Will be easier.

【0007】[0007]

【実施例】図1は本発明の一実施例の半導体装置の製造
方法を示す工程図で、半導体基板厚が薄く、素子裏面に
金属膜を有するGaAsFETの形成工程図である。先
ず図1(a)に示すように、表面の平滑な石英基板1の
片面にAu薄膜2を蒸着し、その上に選択的にホトレジ
スト膜3を形成する。このホトレジスト膜3をマスクと
することにより、図1(b)に示すように、Au薄膜2
を蒸着した石英基板1の表面に選択的にAuメッキを行
い、部分的にAu厚膜4を形成する。次に図1(c)に
示すように、部分的にAu厚膜4を形成した石英基板1
上に、半絶縁性GaAs基板5をのせ、全体を加熱しな
がらAu厚膜4と半絶縁性GaAs基板5とを圧着す
る。次に半絶縁性GaAs基板5を上面から機械研磨と
化学研磨することにより、図1(d)に示すように30
μmの厚みにする。次に図1(e)に示すように、30
μmの厚みにした半絶縁性GaAs基板5の上に、不純
物を意図的に含まないAlGaAs層6と、FETの活
性層となる、不純物を意図的に含ませたGaAs層7と
を順次エピタキシャル成長させる。次に図1(f)に示
すように、Au厚膜4が形成されていない部分の上部の
GaAs層7の一部或いは全部を含む領域を、上部から
少なくとも不純物を意図的に含まないAlGaAs層6
の途中まで、選択的に除去する。また選択的に残る、不
純物を意図的に含ませたGaAs層7の上部に、ソース
電極8とドレイン電極9とゲート電極10をそれぞれ形
成する。このFETの形成工程後、図1(g)に示すよ
うに、HF系のエッチング液により、石英基板1のみを
選択的に除去する。最終的に、Au厚膜4のない部分で
各FETを分離し、図1(h)に示すように、裏面にA
u厚膜4を持つ、厚さ30μmの半絶縁性GaAs基板
5上にGaAsFETを形成する。
1 is a process diagram showing a method of manufacturing a semiconductor device according to an embodiment of the present invention, which is a process diagram for forming a GaAs FET having a thin semiconductor substrate and a metal film on the back surface of the device. First, as shown in FIG. 1A, an Au thin film 2 is vapor-deposited on one surface of a quartz substrate 1 having a smooth surface, and a photoresist film 3 is selectively formed thereon. By using this photoresist film 3 as a mask, as shown in FIG.
Au plating is selectively performed on the surface of the quartz substrate 1 on which Au is vapor-deposited to partially form the Au thick film 4. Next, as shown in FIG. 1C, the quartz substrate 1 on which the Au thick film 4 is partially formed
The semi-insulating GaAs substrate 5 is placed on the upper surface, and the Au thick film 4 and the semi-insulating GaAs substrate 5 are pressure bonded while heating the whole. Next, the semi-insulating GaAs substrate 5 is subjected to mechanical polishing and chemical polishing from the upper surface, so that 30 as shown in FIG.
Make the thickness of μm. Next, as shown in FIG.
On a semi-insulating GaAs substrate 5 having a thickness of μm, an AlGaAs layer 6 not intentionally containing impurities and an GaAs layer 7 intentionally containing impurities to be an active layer of an FET are sequentially epitaxially grown. . Next, as shown in FIG. 1F, a region including a part or the whole of the GaAs layer 7 above the portion where the Au thick film 4 is not formed is an AlGaAs layer which intentionally does not include at least impurities from above. 6
Selectively remove until halfway. Further, a source electrode 8, a drain electrode 9 and a gate electrode 10 are formed on the GaAs layer 7 which is selectively left with impurities intentionally included. After the step of forming the FET, as shown in FIG. 1G, only the quartz substrate 1 is selectively removed with an HF-based etching solution. Finally, the FETs are separated at the portion where the Au thick film 4 is not present, and as shown in FIG.
A GaAs FET is formed on a 30 μm thick semi-insulating GaAs substrate 5 having a u thick film 4.

【0008】なお本実施例では、電子素子としてGaA
sFETの製造について述べたが、電子素子はFETに
限らず、ダイオードや容量等でもよく、或いはこれらを
組み合わせた集積回路でもよい。また半導体基板はGa
Asに限らず、Siや他の化合物半導体でもよい。また
本実施例では、最初にAu膜を石英基板上に形成した
が、透明で、表面の平坦性及び機械的強度を有し、半導
体エピタキシャル層や電子素子の形成工程における加熱
に耐え得る耐熱性を有し、かつ、半導体基板に対し選択
的に化学エッチング除去可能なものであれば、これに限
ったものでない。また本実施例では、石英基板1上に選
択メッキ法によりAu厚膜4を形成したが、形成方法は
これに限ったものでなく、また金属の種類もAuに限ら
ず、その後の半導体エピタキシャル層や電子素子の形成
工程に不都合の無いように、適宜選択すれば良い。また
本実施例では、半絶縁性GaAs基板5を30μmにし
た後、電子素子間の電気的分離性向上のため、アンドー
プドAlGaAs層6を、またFETの活性層としてド
ープドGaAs層7を、順次エピタキシャル成長させた
が、半導体基板厚はこれに限ったものでなく、アンドー
プド層もAlGaAsに限ったものでなく、GaAsや
InGaAs等他のものでもよく、無くてもよい。また
活性層の形成方法は、エピタキシャル成長法に限らず、
注入法でもよい。
In this embodiment, GaA is used as the electronic element.
Although the manufacturing of the sFET has been described, the electronic element is not limited to the FET, and may be a diode, a capacitor, or the like, or an integrated circuit combining these. The semiconductor substrate is Ga
Not limited to As, Si or another compound semiconductor may be used. In this example, the Au film was first formed on the quartz substrate, but it is transparent, has surface flatness and mechanical strength, and has heat resistance that can withstand heating in the process of forming a semiconductor epitaxial layer or an electronic element. The present invention is not limited to this as long as it has the above-mentioned property and can be selectively removed by chemical etching with respect to the semiconductor substrate. Further, in the present embodiment, the Au thick film 4 was formed on the quartz substrate 1 by the selective plating method, but the forming method is not limited to this, and the kind of metal is not limited to Au, and the semiconductor epitaxial layer after that is formed. It may be appropriately selected so that there is no inconvenience in the process of forming the electronic element. Further, in this embodiment, after the semi-insulating GaAs substrate 5 is set to 30 μm, the undoped AlGaAs layer 6 and the doped GaAs layer 7 as the active layer of the FET are sequentially epitaxially grown in order to improve the electrical isolation between the electronic elements. However, the thickness of the semiconductor substrate is not limited to this, and the undoped layer is not limited to AlGaAs, and may be GaAs, InGaAs or the like, or may be omitted. The method for forming the active layer is not limited to the epitaxial growth method,
The injection method may be used.

【0009】また本実施例ではAlGaAs層6,Ga
As層7をエピタキシャル成長させて電子素子を形成し
たが、GaAs基板5に直接電子素子を形成することも
できる。
In this embodiment, the AlGaAs layer 6 and Ga are
Although the electronic device is formed by epitaxially growing the As layer 7, the electronic device can be directly formed on the GaAs substrate 5.

【0010】[0010]

【発明の効果】以上のように本発明は、先ず透明で表面
が平滑な基板上に、選択的に金属膜を形成し、この選択
的に形成された金属膜上に半導体基板を設置し、金属膜
と半導体基板を圧着或いは熱圧着する。次にこの金属膜
と圧着された半導体基板の上面を機械的或いは化学的に
研磨して半導体基板を薄くし、薄くした半導体基板上或
いは更にこの半導体基板上に半導体層をエピタキシャル
成長させた上に、電子素子を形成する。最後に金属膜を
形成した透明で表面が平滑な基板のみを選択的に化学エ
ッチング除去することにより、歩留まりを低下させるこ
となく製造でき、半導体基板裏面の金属厚膜を通して放
熱できる大電力用電子素子を有する半導体装置を提供で
きる。
As described above, according to the present invention, first, a metal film is selectively formed on a transparent substrate having a smooth surface, and a semiconductor substrate is placed on the selectively formed metal film. The metal film and the semiconductor substrate are pressure bonded or thermocompression bonded. Next, the upper surface of the semiconductor substrate pressed to the metal film is mechanically or chemically polished to thin the semiconductor substrate, and a semiconductor layer is epitaxially grown on the thinned semiconductor substrate or further on this semiconductor substrate. Form an electronic device. Finally, by selectively chemically etching and removing only the transparent and smooth surfaced substrate on which a metal film is formed, it is possible to manufacture without lowering the yield and to radiate heat through the thick metal film on the back surface of the semiconductor substrate It is possible to provide a semiconductor device having.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例の半導体装置の製造方法を示
す工程断面図
FIG. 1 is a process sectional view showing a method for manufacturing a semiconductor device according to an embodiment of the present invention.

【符号の説明】[Explanation of symbols]

1 石英基板 2 Au薄膜 3 ホトレジスト膜 4 Au厚膜 5 半絶縁性GaAs基板(半導体基板) 6 アンドープドAlGaAs層 7 ドープドGaAs層 8 ソース電極 9 ドレイン電極 10 ゲート電極 1 Quartz substrate 2 Au thin film 3 photoresist film 4 Au thick film 5 Semi-insulating GaAs substrate (semiconductor substrate) 6 Undoped AlGaAs layer 7 Doped GaAs layer 8 Source electrode 9 Drain electrode 10 Gate electrode

───────────────────────────────────────────────────── フロントページの続き (72)発明者 杉村 昭久 大阪府門真市大字門真1006番地 松下電子 工業株式会社内   ─────────────────────────────────────────────────── ─── Continued front page    (72) Inventor Akihisa Sugimura             1006 Kadoma, Kadoma-shi, Osaka Matsushita Electronics             Industry Co., Ltd.

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】透明で表面が平滑な基板上に選択的に金属
膜を形成する工程と、その選択的に形成された金属膜上
に半導体基板を設置し、その半導体基板と前記金属膜と
を圧着または熱圧着する工程と、その金属膜と圧着され
た半導体基板の上面を研磨してその半導体基板を薄くす
る工程と、前記金属膜と圧着しかつ薄くした半導体基板
表面に、電子素子を形成する工程と、前記選択的に金属
膜を形成した透明で表面が平滑な基板のみを選択的な化
学エッチングにより除去する工程を少なくとも有するこ
とを特徴とする半導体装置の製造方法。
1. A step of selectively forming a metal film on a transparent substrate having a smooth surface, and a semiconductor substrate provided on the selectively formed metal film, and the semiconductor substrate and the metal film. Is performed by pressure bonding or thermocompression bonding, a step of polishing the upper surface of the semiconductor substrate pressure-bonded with the metal film to thin the semiconductor substrate, and a step of pressure-bonding the metal film with the thinned semiconductor substrate surface A method of manufacturing a semiconductor device, comprising at least a step of forming and a step of selectively removing only the transparent substrate having a smooth surface on which a metal film is selectively formed by selective chemical etching.
【請求項2】金属膜と圧着しかつ薄くした半導体基板表
面に電子素子を形成する工程に代えて金属膜と圧着しか
つ薄くした半導体基板上に半導体薄膜層をエピタキシャ
ル成長させ、そのエピタキシャル成長させた半導体薄膜
層に電子素子を形成する工程としたことを特徴とする請
求項1記載の半導体装置の製造方法。
2. A semiconductor thin film layer is epitaxially grown on a semiconductor substrate which is pressure-bonded with a metal film and thinned, instead of the step of forming an electronic element on the surface of the semiconductor substrate pressure-bonded with the metal film and thinned, and the epitaxially grown semiconductor 2. The method for manufacturing a semiconductor device according to claim 1, wherein the step is a step of forming an electronic element on the thin film layer.
JP15852591A 1991-06-28 1991-06-28 Method for manufacturing semiconductor device Expired - Fee Related JP2901209B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15852591A JP2901209B2 (en) 1991-06-28 1991-06-28 Method for manufacturing semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15852591A JP2901209B2 (en) 1991-06-28 1991-06-28 Method for manufacturing semiconductor device

Publications (2)

Publication Number Publication Date
JPH0513780A true JPH0513780A (en) 1993-01-22
JP2901209B2 JP2901209B2 (en) 1999-06-07

Family

ID=15673643

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15852591A Expired - Fee Related JP2901209B2 (en) 1991-06-28 1991-06-28 Method for manufacturing semiconductor device

Country Status (1)

Country Link
JP (1) JP2901209B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5913130A (en) * 1996-06-12 1999-06-15 Harris Corporation Method for fabricating a power device
US9643442B2 (en) 2012-09-20 2017-05-09 Casio Computer Co., Ltd. Page-turning device and document camera system

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5913130A (en) * 1996-06-12 1999-06-15 Harris Corporation Method for fabricating a power device
US6078077A (en) * 1996-06-12 2000-06-20 Intersil Corporation Power device
US6236083B1 (en) 1996-06-12 2001-05-22 Intersil Corporation Power device
US9643442B2 (en) 2012-09-20 2017-05-09 Casio Computer Co., Ltd. Page-turning device and document camera system

Also Published As

Publication number Publication date
JP2901209B2 (en) 1999-06-07

Similar Documents

Publication Publication Date Title
JP3520270B2 (en) Light emitting diode and method of manufacturing the same
US5449930A (en) High power, compound semiconductor device and fabrication process
US20140051205A1 (en) Method for manufacturing thin film compound solar cell
JPH03166734A (en) Hetero-junction bipolar transistor and manufacture thereof
JP2982553B2 (en) Light emitting device manufacturing method
JP2901209B2 (en) Method for manufacturing semiconductor device
US5573960A (en) Method of manufacturing semiconductor layers by bonding without defects created by bonding
JP2915433B2 (en) Semiconductor integrated circuit device
JPS584993A (en) Millimeter wave integrated circuit and method of producing same
JPS60110175A (en) Field effect transistor and method of producing same
JPH05343744A (en) Die bond type light emitting diode and manufacture thereof
JP2943950B2 (en) Semiconductor device and manufacturing method thereof
JP3189055B2 (en) Compound semiconductor device wafer and method of manufacturing the same
JP2792421B2 (en) Method for manufacturing semiconductor device
JP2833788B2 (en) Method for manufacturing semiconductor device
JP2603623B2 (en) Manufacturing method of three-dimensional semiconductor integrated circuit
JPH0969611A (en) Semiconductor device and its manufacturing method
JP3231613B2 (en) LED array manufacturing method
JP3488833B2 (en) Method for forming field effect transistor
JPS5961073A (en) Manufacture of semiconductor device
JP2000223659A (en) Semiconductor integration structure
JPH05304190A (en) Semiconductor device
JPS595649A (en) Semiconductor device and manufacture thereof
JPH06244452A (en) Photoelectronic integrated circuit
JPS5914691A (en) Semiconductor laser

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees