JPH049339B2 - - Google Patents

Info

Publication number
JPH049339B2
JPH049339B2 JP58014296A JP1429683A JPH049339B2 JP H049339 B2 JPH049339 B2 JP H049339B2 JP 58014296 A JP58014296 A JP 58014296A JP 1429683 A JP1429683 A JP 1429683A JP H049339 B2 JPH049339 B2 JP H049339B2
Authority
JP
Japan
Prior art keywords
output
clock
register
input
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58014296A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59140559A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP58014296A priority Critical patent/JPS59140559A/ja
Publication of JPS59140559A publication Critical patent/JPS59140559A/ja
Publication of JPH049339B2 publication Critical patent/JPH049339B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/08—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations, the intermediate ones not being accessible for either enqueue or dequeue operations, e.g. using a shift register

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
JP58014296A 1983-01-31 1983-01-31 バツフアレジスタ Granted JPS59140559A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58014296A JPS59140559A (ja) 1983-01-31 1983-01-31 バツフアレジスタ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58014296A JPS59140559A (ja) 1983-01-31 1983-01-31 バツフアレジスタ

Publications (2)

Publication Number Publication Date
JPS59140559A JPS59140559A (ja) 1984-08-11
JPH049339B2 true JPH049339B2 (enrdf_load_html_response) 1992-02-19

Family

ID=11857127

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58014296A Granted JPS59140559A (ja) 1983-01-31 1983-01-31 バツフアレジスタ

Country Status (1)

Country Link
JP (1) JPS59140559A (enrdf_load_html_response)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5449998A (en) * 1993-02-12 1995-09-12 Vista Int Inc Charger for dry galvanic cells using asymmetrical current
US5872999A (en) * 1994-10-12 1999-02-16 Sega Enterprises, Ltd. System for peripheral identification obtained by calculation and manipulation data collecting for determining communication mode and collecting data from first terminal contacts

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3118621A1 (de) * 1981-05-11 1982-11-25 Siemens AG, 1000 Berlin und 8000 München Anordnung zum auslesen eindeutiger informationen aus einem digitalen schaltwerk bei zueinander asynchronen steuersignalen fuer das weiterschalten des schaltwerks und das uebernehmen der informationen

Also Published As

Publication number Publication date
JPS59140559A (ja) 1984-08-11

Similar Documents

Publication Publication Date Title
EP0534129B1 (en) Interface circuit for data transfer
US4317053A (en) High speed synchronization circuit
JPH049339B2 (enrdf_load_html_response)
JPH03127526A (ja) 同期化装置
KR890001379A (ko) 비디오 신호 처리 방법 및 이를 위한 변환기
US4780896A (en) High speed digital counter slip control circuit
JPS5913450A (ja) 直列デ−タ伝送方式
JP2970540B2 (ja) デューティ補正回路
JP2776642B2 (ja) チャタリング除去回路
JP2667671B2 (ja) データ出力装置
JP2827517B2 (ja) 位相同期回路
JPS6252501B2 (enrdf_load_html_response)
JPS6411980B2 (enrdf_load_html_response)
US5204885A (en) Method and device for evaluating a digital signal using a digital counter with lsb signal separately applied to both counter and register
JPS6412411B2 (enrdf_load_html_response)
JPS59105123A (ja) クロツク回路
JPH0738686B2 (ja) 水平同期回路
JPH04207216A (ja) 非重複２相クロック発生回路
JPH1168726A (ja) クロック切替え回路
JPH02159177A (ja) 画像入力装置
JPS6276327A (ja) デジタル信号発生回路
JPH02217956A (ja) スキュー防止回路
JPH05327513A (ja) 信号変換装置
JPS6056337B2 (ja) 多信号入力回路
JPS6018079A (ja) サンプリングパルス発生回路