JPH0466615U - - Google Patents
Info
- Publication number
- JPH0466615U JPH0466615U JP10369690U JP10369690U JPH0466615U JP H0466615 U JPH0466615 U JP H0466615U JP 10369690 U JP10369690 U JP 10369690U JP 10369690 U JP10369690 U JP 10369690U JP H0466615 U JPH0466615 U JP H0466615U
- Authority
- JP
- Japan
- Prior art keywords
- cpu
- clock
- circuit
- memory
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000013256 coordination polymer Substances 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 3
- 230000001360 synchronised effect Effects 0.000 description 1
- 238000004260 weight control Methods 0.000 description 1
Landscapes
- Executing Machine-Instructions (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10369690U JPH0466615U (cs) | 1990-10-02 | 1990-10-02 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10369690U JPH0466615U (cs) | 1990-10-02 | 1990-10-02 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0466615U true JPH0466615U (cs) | 1992-06-12 |
Family
ID=31848668
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10369690U Pending JPH0466615U (cs) | 1990-10-02 | 1990-10-02 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0466615U (cs) |
-
1990
- 1990-10-02 JP JP10369690U patent/JPH0466615U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0466615U (cs) | ||
JPH0568750B2 (cs) | ||
JPH0542525Y2 (cs) | ||
JPS6258348A (ja) | メモリコントロ−ル集積回路 | |
JPH0245274B2 (cs) | ||
JPH0588774A (ja) | パーソナルコンピユータ | |
JPS6313558Y2 (cs) | ||
JPH03110527U (cs) | ||
JPS62121649U (cs) | ||
JPH0452250U (cs) | ||
JPH0497457A (ja) | キャッシュ・コントローラ | |
JPH0452247U (cs) | ||
JPS61161560A (ja) | メモリ装置 | |
JPS61220042A (ja) | メモリアクセス制御方式 | |
JPS5836402U (ja) | シ−ケンサ | |
JPS62256160A (ja) | プロセツサ間レジスタの同時アクセス防止方式 | |
JPH01113876A (ja) | 画像入力装置 | |
JPH0482736U (cs) | ||
JPH0452248U (cs) | ||
JPS62121646U (cs) | ||
JPH0520164A (ja) | メモリアクセス装置 | |
JPH0239399U (cs) | ||
JPH0325941U (cs) | ||
JPH03107749U (cs) | ||
JPH01113875A (ja) | 画像入力装置 |