JPH0465432B2 - - Google Patents
Info
- Publication number
- JPH0465432B2 JPH0465432B2 JP58157494A JP15749483A JPH0465432B2 JP H0465432 B2 JPH0465432 B2 JP H0465432B2 JP 58157494 A JP58157494 A JP 58157494A JP 15749483 A JP15749483 A JP 15749483A JP H0465432 B2 JPH0465432 B2 JP H0465432B2
- Authority
- JP
- Japan
- Prior art keywords
- delay flip
- reset
- flop
- terminal
- flops
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 4
- 239000000470 constituent Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58157494A JPS6049490A (ja) | 1983-08-29 | 1983-08-29 | プリセッタブル・カウンタ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58157494A JPS6049490A (ja) | 1983-08-29 | 1983-08-29 | プリセッタブル・カウンタ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6049490A JPS6049490A (ja) | 1985-03-18 |
| JPH0465432B2 true JPH0465432B2 (cs) | 1992-10-20 |
Family
ID=15650907
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58157494A Granted JPS6049490A (ja) | 1983-08-29 | 1983-08-29 | プリセッタブル・カウンタ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6049490A (cs) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63296715A (ja) * | 1987-05-29 | 1988-12-02 | 松下電器産業株式会社 | エア−ポツト |
-
1983
- 1983-08-29 JP JP58157494A patent/JPS6049490A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6049490A (ja) | 1985-03-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3471789A (en) | Single pulse switch logic circuit | |
| US3902125A (en) | Symmetric output, digital by three counter | |
| US3541356A (en) | Rs,jk flip-flop building block for logical circuits | |
| JPH0465432B2 (cs) | ||
| US4002933A (en) | Five gate flip-flop | |
| US2973438A (en) | Ring counter | |
| JPS6333375Y2 (cs) | ||
| JPH01170874A (ja) | 半導体集積回路装置のテストモード設定回路 | |
| JPS6333376Y2 (cs) | ||
| US3268741A (en) | Divider circuit using j-k microelectronic circuit flip flops | |
| JPS63114303A (ja) | Cr発振器 | |
| KR940006928Y1 (ko) | 임의의 초기값을 갖는 카운터회로 | |
| JPH0247642Y2 (cs) | ||
| JPS6144415B2 (cs) | ||
| JPS611932U (ja) | 分周回路 | |
| JPS6010453B2 (ja) | デイジタル分周回路 | |
| JPH0445306Y2 (cs) | ||
| JPS59133627A (ja) | マイクロコンピユ−タの入出力回路 | |
| JPS6337531B2 (cs) | ||
| JPS60249417A (ja) | ゲ−ト信号遅延回路 | |
| JPS60111126U (ja) | リセツト付遅延回路 | |
| GB1028030A (en) | Magnetic multi-aperture plate logic device | |
| JPH0612628B2 (ja) | 記憶回路装置 | |
| JPS5973845U (ja) | 自己保持形2入力選択回路 | |
| JPS6214130B2 (cs) |